Z8023016PSC Zilog, Z8023016PSC Datasheet - Page 32
Z8023016PSC
Manufacturer Part Number
Z8023016PSC
Description
IC 16MHZ Z8000 CMOS ESCC 40-DIP
Manufacturer
Zilog
Series
IUSC™r
Datasheet
1.Z8523L10VEG.pdf
(118 pages)
Specifications of Z8023016PSC
Controller Type
Serial Communications Controller (SCC)
Interface
Bus
Voltage - Supply
4.5 V ~ 5.5 V
Current - Supply
7mA
Operating Temperature
0°C ~ 70°C
Mounting Type
Through Hole
Package / Case
40-DIP (0.620", 15.75mm)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
- Current page: 32 of 118
- Download datasheet (2Mb)
PS005308-0609
DPLL Counter Tx Clock Source
Read Register 0 Status Latched During Read Cycle
DPLL CLK
synchronous frame is guaranteed to generate two TBE interrupts even if a Reset Transmit
Buffer Interrupt command for the data created interrupt is issued after the CRC interrupt
occurs (Time A in
if the EOM latch resets before the end of the frame.
When the DPLL is selected as the transmit clock source, the DPLL counter output is the
DPLL source clock divided by the appropriate divisor for the programmed data encoding
format. In FM mode (FM0 or FM1), the DPLL counter output signal is the input frequency
divided by 16.
In NRZI mode, the DPLL counter output signal is the input clock cycle divided by 32.
This feature provides a jitter-free output signal that replaces the DPLL transmit clock out-
put as the transmit clock source. This action has no effect on the use of the DPLL as the
receive clock source (see
The contents of Read Register 0, RR0 is latched during a Read operation. The ESCC pre-
vents the contents of RR0 from changing during a Read operation. But, the SCC allows
the status of RR0 to change while reading the register and may require reading RR0 twice.
The contents of RR0 is updated after the rising edge of RD signal.
TxIP Bit
TxBE
Input
Data
Figure
Data
Input Frequency Divided by 16 (FM0 or FM1)
Input Clock Cycle Divided by 32 for NRZI
TxIP 1
Figure 14. DPLL Outputs
Figure 13. TxIP Latching
DPLL Counter
Figure
13). Two
DPLL
CRC1
14).
Reset TBE
CRC2
commands are required. The TxIP latches
DPLL Output to Receiver
DPLL Output to Transmitter
Flag
Time A
Z80230/Z85230/L Enhancements
TxIP 2
Product Specification
27
Related parts for Z8023016PSC
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Esc Enhanced Serial Communication Controller
Manufacturer:
ZiLOG Semiconductor
Datasheet:
Part Number:
Description:
Communication Controllers, ZILOG INTELLIGENT PERIPHERAL CONTROLLER (ZIP)
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
KIT DEV FOR Z8 ENCORE 16K TO 64K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 8K/4K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
KIT DEV Z8 ENCORE XP 28-PIN
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
DEV KIT FOR Z8 ENCORE 4K TO 8K
Manufacturer:
Zilog
Datasheet:
Part Number:
Description:
CMOS Z8 microcontroller. ROM 16 Kbytes, RAM 256 bytes, speed 16 MHz, 32 lines I/O, 3.0V to 5.5V
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Low-cost microcontroller. 512 bytes ROM, 61 bytes RAM, 8 MHz
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
Z8 4K OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
CMOS SUPER8 ROMLESS MCU
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
SL1866 CMOSZ8 OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
SL1866 CMOSZ8 OTP Microcontroller
Manufacturer:
Zilog, Inc.
Datasheet:
Part Number:
Description:
OTP (KB) = 1, RAM = 125, Speed = 12, I/O = 14, 8-bit Timers = 2, Comm Interfaces Other Features = Por, LV Protect, Voltage = 4.5-5.5V
Manufacturer:
Zilog, Inc.
Datasheet: