LM8333FLQ8X/NOPB National Semiconductor, LM8333FLQ8X/NOPB Datasheet - Page 11
![IC KEYPAD CTLR 32-LLP](/photos/6/54/65479/pkg_lqa032a_sml.jpg)
LM8333FLQ8X/NOPB
Manufacturer Part Number
LM8333FLQ8X/NOPB
Description
IC KEYPAD CTLR 32-LLP
Manufacturer
National Semiconductor
Datasheet
1.LM8333GGR8NOPB.pdf
(20 pages)
Specifications of LM8333FLQ8X/NOPB
Controller Type
I/O Controller
Interface
ACCESS.bus, Microwire/SPI, USART, USB
Voltage - Supply
2.25 V ~ 2.9 V
Current - Supply
6mA
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
32-LLP
For Use With
LM8333EVALKIT - BOARD EVALUATION LM8333
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
LM8333FLQ8X
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LM8333FLQ8X/NOPB
Manufacturer:
NS
Quantity:
3 808
Company:
Part Number:
LM8333FLQ8X/NOPB
Manufacturer:
TI/NS
Quantity:
9
9.6 WAKE-UP FROM HALT MODE
Any bus transaction initiated by the host may encounter the
LM8333 device in Halt mode or busy with processing data,
such as controlling the FIFO buffer or executing interrupt ser-
vice routines.
Figure 10
while the LM8333 is in Halt mode (CPU clock is stopped). Any
activity on the ACCESS.bus wakes up the LM8333, but it
cannot acknowledge the first bus cycle immediately after
wake-up.
The host drives a Start condition followed by seven address
bits and a R/W bit. The host then releases SDA for one clock
period, so that it can be driven by the LM8333.
If the LM8333 does not drive SDA low during the high phase
of the clock period immediately after the R/W bit, the bus cycle
shows the case in which the host sends a command
FIGURE 10. LM8333 Responds with NACK, Host Retries Command
FIGURE 9. Host Read Command
11
terminates without being acknowledged (shown as NACK in
Figure
a Stop condition. After aborting the bus cycle, the host may
then retry the bus cycle. On the second attempt, the LM8333
will be able to acknowledge the slave address, because it will
be in Active mode.
Alternatively, the I
byte (00000001), which will not be acknowledged by any de-
vice. This byte can be used to wake up the LM8333 from Halt
mode.
The LM8333 may also stall the bus transaction by pulling the
SCL low, which is a valid behavior defined by the I
fication.
10). The host then aborts the transaction by sending
2
C specification allows sending a START
20210612
www.national.com
20210611
2
C speci-