LAN9117-MT SMSC, LAN9117-MT Datasheet - Page 49

IC ETHERNET CTRLR 10/100 100TQFP

LAN9117-MT

Manufacturer Part Number
LAN9117-MT
Description
IC ETHERNET CTRLR 10/100 100TQFP
Manufacturer
SMSC
Datasheet

Specifications of LAN9117-MT

Controller Type
Ethernet Controller
Interface
Serial EEPROM
Voltage - Supply
3.3V
Operating Temperature
0°C ~ 70°C
Mounting Type
Surface Mount
Package / Case
100-TQFP, 100-VQFP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Current - Supply
-
Other names
638-1012

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LAN9117-MT
Manufacturer:
Standard
Quantity:
5 375
Part Number:
LAN9117-MT
Manufacturer:
SMSC
Quantity:
1 045
Part Number:
LAN9117-MT
Manufacturer:
Microchip Technology
Quantity:
10 000
Part Number:
LAN9117-MT
Manufacturer:
SMSC
Quantity:
1 000
Part Number:
LAN9117-MT
Manufacturer:
SMSC
Quantity:
20 000
Company:
Part Number:
LAN9117-MT
Quantity:
130
Company:
Part Number:
LAN9117-MT
Quantity:
430
Company:
Part Number:
LAN9117-MT
Quantity:
1 146
High Performance Single-Chip 10/100 Non-PCI Ethernet Controller
Datasheet
SMSC LAN9117
3.13.1
3.13.2
TX Buffer Format
TX buffers exist in the host’s memory in a given format. The host writes a TX command word into the
TX data buffer before moving the Ethernet packet data. The TX command A and command B are 32-
bit values that are used by the LAN9117 in the handling and processing of the associated Ethernet
packet data buffer. Buffer alignment, segmentation and other packet processing parameters are
included in the command structure. The following diagram illustrates the buffer format.
Figure 3.14, "TX Buffer Format", shows the TX Buffer as it is written into the LAN9117. It should be
noted that not all of the data shown in this diagram is actually stored in the TX data FIFO. This must
be taken into account when calculating the actual TX data FIFO usage. Please refer to
"Calculating Actual TX Data FIFO Usage," on page 53
actual TX data FIFO usage.
Note 3.15 The LAN9117 host bus interface supports 16-bit bus transfers; internally, all data paths are
TX Command Format
The TX command instructs the TX FIFO controller on handling the subsequent buffer. The command
precedes the data to be transmitted. The TX command is divided into two, 32-bit words; TX command
‘A’ and TX command ‘B’.
There is a 16-bit packet tag in the TX command ‘B’ command word. Packet tags may, if host software
desires, be unique for each packet (i.e., an incrementing count). The value of the tag will be returned
32-bits wide.
transactions.
Host Write
Order
2nd
3rd
Last
1st
Figure 3.14
Figure 3.14 TX Buffer Format
31
DATASHEET
Offset + Data DWORD0
Optional offset DWORDn
Optional offset DWORD0
Optional Pad DWORD0
Optional Pad DWORDn
describes the host write ordering for pairs of atomic 16-bit
TX Command 'A'
TX Command 'B'
Last Data & PAD
49
.
.
.
.
.
.
.
.
.
.
.
for a detailed explanation on calculating the
0
Revision 1.5 (07-11-08)
Section 3.13.5,

Related parts for LAN9117-MT