S-818A33AUC-BGN-T2 Seiko Instruments, S-818A33AUC-BGN-T2 Datasheet - Page 8

• Manufacturer Part Number: S-818A33AUC-BGN-T2
• Description: Low Dropout (LDO) Regulators 3.3V 30uA 2.0%
• Manufacturer: Seiko Instruments

Specifications of S-818A33AUC-BGN-T2

• Number Of Outputs: 1
• Polarity: Positive
• Input Voltage Max: 10 V
• Output Voltage: 3.3 V
• Output Type: Fixed
• Dropout Voltage (max): 0.44 V at 60 mA
• Output Current: 0.2 A
• Line Regulation: 0.2 % / V
• Load Regulation: 50 mV
• Voltage Regulation Accuracy: 2 %
• Maximum Power Dissipation: 500 mW
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Package / Case: SOT-89
• Minimum Operating Temperature: - 40 C
• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

LOW DROPOUT CMOS VOLTAGE REGULATOR
S-818 Series
„ Selection of Output Capacitor (CL)
The S-818 series needs an output capacitor between VOUT pin and VSS pin for phase compensation. A small
ceramic or an OS electrolytic capacitor of 2 F or more can be used. If a tantalum or an aluminum electrolytic
capacitor is used, its capacitance must be 2 F or more and the ESR must be 10
Attention should be paid not to cause an oscillation due to increase of ESR at low temperatures when using an
aluminum electrolytic capacitor.
Evaluate the performance including temperature characteristics before prototyping the circuit.
Overshoot and undershoot characteristics differ depending upon the type of the output capacitor. Refer to output
capacitor dependence data in transient response characteristics .
„ Design Considerations
8
should be as close as possible.
The voltage regulator may oscillate when the impedance of the power supply is high and the input
capacitor is small or not connected.
Be sure that input voltage and load current do not exceed the power dissipation level of the package.
SII claims no responsibility for any and all disputes arising out of or in connection with any infringement of
the products including this IC upon patents owned by a third party.
In determining necessary output current, consider the value of output current of Table 4 “Electrical
Characteristics” and Note *5) (page 4).
Design wiring patterns for VIN, VOUT and GND pins to decrease impedance.
When mounting an output capacitor, connection from the capacitor to the VOUT pin and to the VSS pin
Note that output voltage may increase when the voltage regulator is used at low load current (less than 10
To prevent oscillation, it is recommended to use the external components under the following conditions:
A).
* Input capacitor (C
* Output capacitor (C
* Equivalent Series Resistance (ESR): 10
* Input series resistance (R
IN
L
): 0.47 F or more
): 2 F or more
Seiko Instruments Inc.
IN
): 10
or less
or less
or less.
Rev.1.2