24LCS22A-I/P Microchip Technology Inc., 24LCS22A-I/P Datasheet - Page 3
![no-image](/images/manufacturer_photos/0/4/440/microchip_technology_inc__sml.jpg)
24LCS22A-I/P
Manufacturer Part Number
24LCS22A-I/P
Description
2K VESA E-EDID SERIAL EEPROM, IND
Manufacturer
Microchip Technology Inc.
Datasheet
1.24LCS22A-IP.pdf
(5 pages)
Specifications of 24LCS22A-I/P
Capacitance, Input
10 pF
Capacitance, Output
10 pF
Current, Input, Leakage
±1 μA
Current, Operating
1 mA (Read), 3 mA (Write)
Current, Output, Leakage
±1
Data Retention
>200 yrs.
Density
2K
Interface
2-Wire
Memory Type
Serial EEPROM
Organization
256×8
Package Type
PDIP
Temperature, Operating
-40 to +85 °C
Time, Access
3500 ns
Time, Fall
300 ns
Time, Rise
1000 ns
Voltage, Esd
≥4 kV
Voltage, Input, High
1.75 V
Voltage, Input, Low
0.75 V
Voltage, Output, Low
0.5 V
Voltage, Supply
2.5 to 5.5 V
Lead Free Status / Rohs Status
RoHS Compliant part
Electrostatic Device
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
24LCS22A-I/P
Manufacturer:
MICROCHIP
Quantity:
12 000
TABLE 1-2:
© 2008 Microchip Technology Inc.
AC CHARACTERISTICS
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
Param.
No.
Note 1:
2:
3:
4:
F
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
T
—
SU
SU
SU
AA
OF
SP
SPVL
SPV
CLK
HIGH
LOW
R
F
HD
HD
BUF
WR
VAA
VHIGH
VLOW
VHST
VHZ
VPU
Sym
Not 100% tested. C
As a transmitter, the device must provide an internal minimum delay time to bridge the undefined region (minimum 300 ns) of the
falling edge of SCL to avoid unintended generation of Start or Stop conditions.
The combined T
This eliminates the need for a TI specification for standard operation.
This parameter is not tested but established by characterization. For endurance estimates in a specific application, please consult
the Total Endurance™ Model which can be obtained from Microchip’s web site at
:
:
:
:
:
STA
DAT
STO
STA
DAT
AC CHARACTERISTICS
Clock frequency
Clock high time
Clock low time
SDA and SCL rise time
SDA and SCL fall time
Start condition hold time
Start condition setup time
Data input hold time
Data input setup time
Stop condition setup time
Output valid from clock
(Note 2)
Bus free time: Time the bus must be
free before a new transmission can
start
Output fall time from V
minimum to V
Input filter spike suppression
(SDA and SCL pins)
Write cycle time (byte or page)
Output valid from VCLK
VCLK high time
VCLK low time
VCLK setup time
VCLK hold time
Mode transition time
Transmit-only power-up time
Input filter spike suppression (VCLK
pin)
Endurance
SP
and V
B
= total capacitance of one bus line in pF.
Parameter
IL
maximum
HYS
specifications are due to Schmitt Trigger inputs which provide improved noise spike suppression.
IH
Vcc = +2.5V to 5.5V
Industrial (I): T
20+0.1C
4000
4700
1300
4000
4700
4000
4700
1300
4000
4700
1300
4000
Min
600
600
600
250
100
600
600
600
1M
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
0
0
0
0
0
0
B
A
= -40°C to +85°C
1000
3500
2000
1000
1000
Max
100
400
300
300
300
900
250
250
500
100
100
50
50
10
10
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
—
cycles
Units
kHz
ms
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
2.5V ≤ V
4.5V ≤ V
2.5V ≤ V
4.5V ≤ V
2.5V ≤ V
4.5V ≤ V
2.5V ≤ V
4.5V ≤ V
(Note 1)
2.5V ≤ V
4.5V ≤ V
2.5V ≤ V
4.5V ≤ V
(Note 2)
2.5V ≤ V
4.5V ≤ V
2.5V ≤ V
4.5V ≤ V
2.5V ≤ V
4.5V ≤ V
2.5V ≤ V
4.5V ≤ V
2.5V ≤ V
4.5V ≤ V
(Notes 1 and 3)
25°C, V
(Note 4)
24LCS22A
CC
CC
CC
CC
CC
CC
CC
CC
CC
CC
CC
CC
CC
CC
CC
CC
CC
CC
CC
CC
CC
CC
CC
= 5.0V, Block mode
≤ 5.5V
≤ 5.5V
≤ 5.5V
≤ 5.5V
≤ 5.5V
≤ 5.5V
≤ 5.5V (Note 1)
≤ 5.5V (Note 1)
≤ 5.5V
≤ 5.5V
≤ 5.5V
≤ 5.5V
≤ 5.5V
≤ 5.5V
≤ 5.5V
≤ 5.5V
≤ 5.5V
≤ 5.5V
≤ 5.5V
≤ 5.5V
≤ 5.5V (Note 1)
≤ 5.5V (Note 1)
Conditions
DS21682D-page 3