PIC16F684-I/ST Microchip Technology Inc., PIC16F684-I/ST Datasheet - Page 47
![no-image](/images/manufacturer_photos/0/4/440/microchip_technology_inc__sml.jpg)
PIC16F684-I/ST
Manufacturer Part Number
PIC16F684-I/ST
Description
14 PIN, 3.5 KB FLASH, 128 RAM, 12 I/O
Manufacturer
Microchip Technology Inc.
Datasheet
1.PIC16F684-IST.pdf
(192 pages)
Specifications of PIC16F684-I/ST
A/d Inputs
8-Channel, 10-Bit
Comparators
2
Cpu Speed
5 MIPS
Eeprom Memory
256 Bytes
Input Output
12
Memory Type
Flash
Number Of Bits
8
Package Type
14-pin TSSO
Programmable Memory
3.5K Bytes
Ram Size
128 Bytes
Speed
20 MHz
Timers
2-8-bit, 1-16-bit
Voltage, Range
2-5.5 V
Lead Free Status / Rohs Status
RoHS Compliant part
Electrostatic Device
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PIC16F684-I/ST
Manufacturer:
KEMET
Quantity:
1 000
Part Number:
PIC16F684-I/ST
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
Company:
Part Number:
PIC16F684-I/STG
Manufacturer:
LYONTEK
Quantity:
100
Part Number:
PIC16F684-I/STG
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
REGISTER 5-1:
TABLE 5-1:
© 2006 Microchip Technology Inc.
TMR0
INTCON
OPTION_REG
TRISA
Legend: – = Unimplemented locations, read as ‘0’, u = unchanged, x = unknown. Shaded cells are not used by the
bit 7
Legend:
R = Readable bit
-n = Value at POR
bit 7
bit 6
bit 5
bit 4
bit 3
bit 2-0
Note 1:
R/W-1
RAPU
Name
Timer0 module.
A dedicated 16-bit WDT postscaler is available. See Section 12.6 “Watchdog Timer (WDT)” for more
information.
RAPU: PORTA Pull-up Enable bit
1 = PORTA pull-ups are disabled
0 = PORTA pull-ups are enabled by individual PORT latch values
INTEDG: Interrupt Edge Select bit
1 = Interrupt on rising edge of INT pin
0 = Interrupt on falling edge of INT pin
T0CS: TMR0 Clock Source Select bit
1 = Transition on T0CKI pin
0 = Internal instruction cycle clock (F
T0SE: TMR0 Source Edge Select bit
1 = Increment on high-to-low transition on T0CKI pin
0 = Increment on low-to-high transition on T0CKI pin
PSA: Prescaler Assignment bit
1 = Prescaler is assigned to the WDT
0 = Prescaler is assigned to the Timer0 module
PS<2:0>: Prescaler Rate Select bits
Timer0 Module Register
RAPU INTEDG
SUMMARY OF REGISTERS ASSOCIATED WITH TIMER0
Bit 7
INTEDG
GIE
R/W-1
—
OPTION_REG: OPTION REGISTER
BIT VALUE
Bit 6
PEIE
000
001
010
011
100
101
110
111
—
W = Writable bit
‘1’ = Bit is set
R/W-1
T0CS
TRISA5 TRISA4 TRISA3 TRISA2 TRISA1 TRISA0 --11 1111 --11 1111
T0CS
Bit 5
T0IE
TMR0 RATE
1 : 2
1 : 4
1 : 8
1 : 16
1 : 32
1 : 64
1 : 128
1 : 256
T0SE
INTE
Bit 4
R/W-1
T0SE
WDT RATE
1 : 1
1 : 2
1 : 4
1 : 8
1 : 16
1 : 32
1 : 64
1 : 128
OSC
RAIE
Bit 3
PSA
/4)
U = Unimplemented bit, read as ‘0’
‘0’ = Bit is cleared
R/W-1
PSA
Bit 2
T0IF
PS2
INTF
Bit 1
PS1
R/W-1
PS2
RAIF
Bit 0
PS0
x = Bit is unknown
PIC16F684
xxxx xxxx uuuu uuuu
0000 0000 0000 0000
1111 1111 1111 1111
POR, BOR
Value on:
R/W-1
PS1
DS41202D-page 45
Value on
all other
Resets
R/W-1
PS0
bit 0