MCP23S17-E/SO Microchip Technology Inc., MCP23S17-E/SO Datasheet - Page 10
![no-image](/images/manufacturer_photos/0/4/440/microchip_technology_inc__sml.jpg)
MCP23S17-E/SO
Manufacturer Part Number
MCP23S17-E/SO
Description
I/O Port Expander, 16-Bit, SPI I'face, SOIC-28
Manufacturer
Microchip Technology Inc.
Type
Programmable Peripheral Interfacer
Datasheet
1.MCP23017-ESP.pdf
(48 pages)
Specifications of MCP23S17-E/SO
Lead Free Status / Rohs Status
RoHS Compliant part
Electrostatic Device
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MCP23S17-E/SO
Manufacturer:
MICROCHIP
Quantity:
2 000
Part Number:
MCP23S17-E/SO
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
MCP23017/MCP23S17
1.6
There are 21 registers associated with the MCP23X17,
as shown in
show the register mapping with the two BANK bit
values. Ten registers are associated with PortA and ten
TABLE 1-5:
DS21952B-page 10
IODIRA
IPOLA
GPINTENA
DEFVALA
INTCONA
IOCON
GPPUA
INTFA
INTCAPA
GPIOA
OLATA
IODIRB
IPOLB
GPINTENB
DEFVALB
INTCONB
IOCON
GPPUB
INTFB
INTCAPB
GPIOB
OLATB
Register
Name
Configuration and Control
Registers
Table 1-5
Address
(hex)
0A
1A
00
01
02
03
04
05
06
07
08
09
10
11
12
13
14
15
16
17
18
19
CONTROL REGISTER SUMMARY (IOCON.BANK =
and
GPINT7
GPINT7
BANK
BANK
DEF7
DEF7
IOC7
IOC7
INT7
ICP7
INT7
ICP7
bit 7
GP7
GP7
PU7
OL7
PU7
OL7
IO7
IO7
IP7
IP7
Table
MIRROR
MIRROR
1-6. The two tables
GPINT6
GPINT6
DEF6
DEF6
IOC6
IOC6
INT6
ICP6
INT6
ICP6
bit 6
GP6
PU6
GP6
OL6
PU6
OL6
IO6
IO6
IP6
IP6
GPINT5
SEQOP
GPINT5
SEQOP
DEF5
DEF5
IOC5
IOC5
ICP5
ICP5
bit 5
INT5
INT5
PU5
GP5
OL5
PU5
GP5
OL5
IO5
IO5
IP5
IP5
DISSLW
DISSLW
GPINT4
GPINT4
DEF4
DEF4
IOC4
ICP4
IOC4
ICP4
bit 4
INT4
INT4
PU4
GP4
OL4
PU4
GP4
OL4
IO4
IO4
IP4
IP4
are associated with PortB. One register (IOCON) is
shared between the two ports. The PortA registers are
identical to the PortB registers, therefore, they will be
referred to without differentiating between the port
designation (i.e., they will not have the “A” or “B”
designator assigned) in the register tables.
GPINT3
GPINT3
HAEN
HAEN
DEF3
DEF3
IOC3
ICP3
IOC3
ICP3
INT3
INT3
bit 3
PU3
GP3
PU3
GP3
OL3
OL3
IO3
IO3
IP3
IP3
GPINT2
GPINT2
DEF2
DEF2
IOC2
IOC2
ODR
INT2
ICP2
ODR
INT2
ICP2
bit 2
PU2
GP2
PU2
GP2
OL2
OL2
IO2
IP2
IO2
IP2
1
)
GPINT1
INTPOL
GPINT1
INTPOL
© 2007 Microchip Technology Inc.
DEF1
DEF1
IOC1
IOC1
INT1
ICP1
INT1
ICP1
bit 1
PU1
GP1
PU1
GP1
OL1
OL1
IO1
IP1
IO1
IP1
GPINT0 0000 0000
GPINT0 0000 0000
DEF0
DEF0
IOC0
INTO
IOC0
INTO
ICP0
ICP0
bit 0
GP0
GP0
PU0
OL0
PU0
OL0
IO0
IO0
IP0
IP0
—
—
1111 1111
0000 0000
0000 0000
0000 0000
0000 0000
0000 0000
0000 0000
0000 0000
0000 0000
0000 0000
1111 1111
0000 0000
0000 0000
0000 0000
0000 0000
0000 0000
0000 0000
0000 0000
0000 0000
0000 0000
POR/RST
value