ISP1505CBSGE ST-Ericsson Inc, ISP1505CBSGE Datasheet - Page 8
![no-image](/images/manufacturer_photos/0/6/627/st-ericsson_inc_sml.jpg)
ISP1505CBSGE
Manufacturer Part Number
ISP1505CBSGE
Description
IC ULPI TRANSCEIVER 24-HVQFN
Manufacturer
ST-Ericsson Inc
Type
Transceiverr
Datasheet
1.ISP1505CBSUM.pdf
(76 pages)
Specifications of ISP1505CBSGE
Protocol
USB 2.0
Voltage - Supply
3 V ~ 4.5 V
Mounting Type
Surface Mount
Package / Case
24-VQFN Exposed Pad, 24-HVQFN, 24-SQFN, 24-DHVQFN
For Use With
ISP1505CBS T&MT KIT - EVAL KIT FOR ISP1505 IC
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Drivers/receivers
-
Other names
ISP1505CBS
ISP1505CBS
ISP1505CBS
NXP Semiconductors
7. Functional description
ISP1505A_ISP1505C_3
Product data sheet
7.1 ULPI interface controller
7.2 USB data serializer and deserializer
7.3 Hi-Speed USB (USB 2.0) ATX
The ISP1505 provides a 12-pin interface that is compliant with UTMI+ Low Pin Interface
(ULPI) Specification Rev. 1.1 . This interface must be connected to the USB link.
The ULPI interface controller provides the following functions:
For more information on the ULPI protocol, see
The USB data serializer prepares data to transmit on the USB bus. To transmit data, the
USB link sends a transmit command and data on the ULPI bus. The serializer performs
parallel-to-serial conversion, bit stuffing and NRZI encoding. For packets with a PID, the
serializer adds a SYNC pattern to the start of the packet, and an EOP pattern to the end
of the packet. When the serializer is busy and cannot accept any more data, the ULPI
interface controller deasserts NXT.
The USB data deserializer decodes data received from the USB bus. When data is
received, the deserializer strips the SYNC and EOP patterns, and then performs
serial-to-parallel conversion, NRZI decoding and discarding of stuff bits on the data
payload. The ULPI interface controller sends data to the USB link by asserting DIR, and
then asserting NXT whenever a byte is ready. The deserializer also detects various
receive errors, including bit stuff errors, elasticity buffer underrun or overrun, and
byte-alignment errors.
The Hi-Speed USB ATX block is an analog front-end containing the circuitry needed to
transmit, receive and terminate the USB bus in high-speed, full-speed and low-speed, for
USB peripheral, host and OTG implementations. The following circuitry is included:
•
•
•
•
•
•
•
•
•
•
•
•
•
ULPI-compliant interface and register set
Allows full control over the USB peripheral, host and SRP functionality
Parses the USB transmit and receive data
Prioritizes the USB receive data, USB transmit data, interrupts and register operations
Low-power mode
External V
V
6-pin serial mode and 3-pin serial mode
Generates RXCMDs; status updates
Maskable interrupts
Differential drivers to transmit data at high-speed, full-speed and low-speed
Differential and single-ended receivers to receive data at high-speed, full-speed and
low-speed
Squelch circuit to detect high-speed bus activity
BUS
monitoring, charging and discharging
BUS
source control
Rev. 03 — 26 August 2008
ULPI HS USB host and peripheral transceiver
ISP1505A; ISP1505C
Section
9.
© NXP B.V. 2008. All rights reserved.
7 of 75