DP83848CVVX/NOPB National Semiconductor, DP83848CVVX/NOPB Datasheet - Page 46

TXRX ETHERNET PHYTER 48-LQFP

DP83848CVVX/NOPB

Manufacturer Part Number
DP83848CVVX/NOPB
Description
TXRX ETHERNET PHYTER 48-LQFP
Manufacturer
National Semiconductor
Type
Transceiverr
Datasheet

Specifications of DP83848CVVX/NOPB

Number Of Drivers/receivers
1/1
Protocol
Ethernet
Voltage - Supply
3 V ~ 3.6 V
Mounting Type
Surface Mount
Package / Case
48-LQFP
For Use With
DP83848C-POE-EK - BOARD EVALUATION DP83848CDP83848C-MAU-EK - BOARD EVALUATION DP83848C
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
DP83848CVVX

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DP83848CVVX/NOPB
Manufacturer:
MICROCHIP
Quantity:
1 000
Part Number:
DP83848CVVX/NOPB
Manufacturer:
TI
Quantity:
107
Part Number:
DP83848CVVX/NOPB
Manufacturer:
NS
Quantity:
4 000
Part Number:
DP83848CVVX/NOPB
Manufacturer:
TI/NS
Quantity:
7
Part Number:
DP83848CVVX/NOPB
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
DP83848CVVX/NOPB
Manufacturer:
TI
Quantity:
2 000
Part Number:
DP83848CVVX/NOPB
Manufacturer:
TI
Quantity:
5 000
Part Number:
DP83848CVVX/NOPB
Manufacturer:
TI/德州仪器
Quantity:
20 000
Part Number:
DP83848CVVX/NOPB
0
www.national.com
Bit
4:0
11
10
9
8
7
6
5
Table 16. Negotiation Advertisement Register (ANAR), address 0x04 (Continued)
ASM_DIR
Bit Name
Selector
PAUSE
TX_FD
10_FD
TX
T4
10
<00001>, RW
Strap, RW
Strap, RW
Strap, RW
Strap, RW
0, RO/P
Default
0, RW
0, RW
Asymmetric PAUSE Support for Full Duplex Links:
The ASM_DIR bit indicates that asymmetric PAUSE is supported.
Encoding and resolution of PAUSE bits is defined in IEEE 802.3
Annex 28B, Tables 28B-2 and 28B-3, respectively. Pause resolu-
tion status is reported in PHYCR[13:12].
1 = Advertise that the DTE (MAC) has implemented both the op-
tional MAC control sublayer and the pause function as specified in
clause 31 and annex 31B of 802.3u.
0= No MAC based full duplex flow control.
PAUSE Support for Full Duplex Links:
The PAUSE bit indicates that the device is capable of providing the
symmetric PAUSE functions as defined in Annex 31B.
Encoding and resolution of PAUSE bits is defined in IEEE 802.3
Annex 28B, Tables 28B-2 and 28B-3, respectively. Pause resolu-
tion status is reported in PHYCR[13:12].
1 = Advertise that the DTE (MAC) has implemented both the op-
tional MAC control sublayer and the pause function as specified in
clause 31 and annex 31B of 802.3u.
0= No MAC based full duplex flow control.
100BASE-T4 Support:
1= 100BASE-T4 is supported by the local device.
0 = 100BASE-T4 not supported.
100BASE-TX Full Duplex Support:
1 = 100BASE-TX Full Duplex is supported by the local device.
0 = 100BASE-TX Full Duplex not supported.
100BASE-TX Support:
1 = 100BASE-TX is supported by the local device.
0 = 100BASE-TX not supported.
10BASE-T Full Duplex Support:
1 = 10BASE-T Full Duplex is supported by the local device.
0 = 10BASE-T Full Duplex not supported.
10BASE-T Support:
1 = 10BASE-T is supported by the local device.
0 = 10BASE-T not supported.
Protocol Selection Bits:
These bits contain the binary encoded protocol selector supported
by this port. <00001> indicates that this device supports IEEE
802.3u.
46
Description

Related parts for DP83848CVVX/NOPB