ADC122S051CIMM/HALF National Semiconductor, ADC122S051CIMM/HALF Datasheet - Page 2

no-image

ADC122S051CIMM/HALF

Manufacturer Part Number
ADC122S051CIMM/HALF
Description
Manufacturer
National Semiconductor
Datasheet

Specifications of ADC122S051CIMM/HALF

Lead Free Status / Rohs Status
Supplier Unconfirmed
www.national.com
ANALOG I/O
DIGITAL I/O
POWER SUPPLY
Block Diagram
Pin Descriptions and Equivalent Circuits
Pin No.
5,4
8
7
6
1
2
3
IN1 and IN2
Symbol
DOUT
SCLK
GND
DIN
CS
V
A
Analog inputs. These signals can range from 0V to V
Digital clock input. This clock directly controls the conversion and readout processes.
Digital data output. The output samples are clocked out of this pin on falling edges of the
SCLK pin.
Digital data input. The ADC122S051's Control Register is loaded through this pin on rising
edges of the SCLK pin.
Chip select. On the falling edge of CS, a conversion process begins. Conversions
continue as long as CS is held low.
Positive supply pin. This pin should be connected to a quiet +2.7V to +5.25V source and
bypassed to GND with a 1 µF capacitor and a 0.1 µF monolithic capacitor located within
1 cm of the power pin.
The ground return for the die.
2
Description
20106407
A
.