W9751G6IB-3 Winbond Electronics, W9751G6IB-3 Datasheet - Page 13

no-image

W9751G6IB-3

Manufacturer Part Number
W9751G6IB-3
Description
Manufacturer
Winbond Electronics
Type
DDR2 SDRAMr
Datasheet

Specifications of W9751G6IB-3

Organization
32Mx16
Density
512Mb
Address Bus
15b
Access Time (max)
450ps
Maximum Clock Rate
667MHz
Operating Supply Voltage (typ)
1.8V
Package Type
WBGA
Operating Temp Range
0C to 85C
Operating Supply Voltage (max)
1.9V
Operating Supply Voltage (min)
1.7V
Supply Current
160mA
Pin Count
84
Mounting
Surface Mount
Operating Temperature Classification
Commercial
Lead Free Status / Rohs Status
Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
W9751G6IB-3
Manufacturer:
Winbond
Quantity:
178
Part Number:
W9751G6IB-3
Manufacturer:
NEC
Quantity:
2 479
Part Number:
W9751G6IB-3
Manufacturer:
WB
Quantity:
1 000
Part Number:
W9751G6IB-3
Manufacturer:
WINBOND
Quantity:
1 000
Part Number:
W9751G6IB-3
Manufacturer:
NANYA
Quantity:
1 000
Part Number:
W9751G6IB-3
Manufacturer:
WINBOND/华邦
Quantity:
20 000
Company:
Part Number:
W9751G6IB-3
Quantity:
20 226
7.2.2.3
( CS = "L", RAS = "L", CAS = "L", WE = "L", BA0 = "L", BA1 = "H", A0 to A12 = Register data)
The extended mode register (2) controls refresh related features. The default value of the extended
mode register (2) is not defined, therefore the extended mode register (2) must be programmed during
initialization for proper operation.
The DDR2 SDRAM should be in all bank precharge state with CKE already high prior to writing into
the extended mode register (2). The mode register set command cycle time (t
complete the write operation to the extended mode register (2). Mode register contents can be
changed using the same command and clock cycle requirements during normal operation as long as
all banks are in the precharge state.
Note:
1. The rest bits in EMR (2) is reserved for future use and all bits in EMR (2) except A7, BA0 and BA1 must be programmed to 0
when setting the extended mode register (2) during initialization. When DRAM is operated at 85 °C < TCASE ≤ 95 °C the
extended Self Refresh rate must be enabled by setting bit A7 to "1" before the Self Refresh mode can be entered.
BA1
BA1
1
0
0
1
1
BA0
BA0
0
1
0
1
Extend Mode Register Set Command (2), EMR (2)
0
A12
MRS mode
EMR (1)
EMR (2)
EMR (3)
MRS
A11
A10
0*
1
A9
A8
Figure 4—EMR (2)
SELF
A7
A7
0
1
A6
High Temperature Self Refresh Rate Enable
- 13 -
A5
Enable (Optional)
A4
Disable
0*
Publication Release Date: Oct. 23, 2009
A3
1
A2
A1
MRD
W9751G6IB
) must be satisfied to
A0
Extended Mode Register (2)
Address Field
Revision A06

Related parts for W9751G6IB-3