DS2181AQ Maxim Integrated Products, DS2181AQ Datasheet - Page 4

IC TXRX CEPT PRIMARY RATE 44PLCC

DS2181AQ

Manufacturer Part Number
DS2181AQ
Description
IC TXRX CEPT PRIMARY RATE 44PLCC
Manufacturer
Maxim Integrated Products
Type
Transceiverr
Datasheet

Specifications of DS2181AQ

Number Of Drivers/receivers
1/1
Protocol
CEPT
Voltage - Supply
4.5 V ~ 5.5 V
Mounting Type
Surface Mount
Package / Case
44-LCC, 44-PLCC
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DS2181AQ
Manufacturer:
Dallas
Quantity:
5 631
Part Number:
DS2181AQ
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS2181AQ
Manufacturer:
DALLAS
Quantity:
2 273
Part Number:
DS2181AQ
Manufacturer:
DALLAS
Quantity:
20 000
Part Number:
DS2181AQ+
Manufacturer:
Maxim Integrated Products
Quantity:
135
Part Number:
DS2181AQ+
Manufacturer:
Maxim
Quantity:
28
Part Number:
DS2181AQ+
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS2181AQ+T&R
Manufacturer:
Maxim Integrated
Quantity:
10 000
Part Number:
DS2181AQ/T&R
Manufacturer:
Maxim Integrated
Quantity:
10 000
NOTES:
1. These output status pins are only available on the DS2181AQ.
2. If the TEST pin is tied low and CCR.1=0, then these pins will be tri–stated.
RECEIVE PIN DESCRIPTION (40-PIN DIP ONLY) Table 2B
PIN
21
22
23
24
25
26
27
28
29
30
31
33
34
35
36
37
38
39
SYMBOL
RMSYNC
RCHCLK
RCSYNC
RFSYNC
RMDA
RCLK
RNEG
RLOS
RSER
RPOS
RFER
RSTS
RRA
RBV
RAF
RSD
RCL
RST
TYPE
O
O
O
O
O
O
O
O
O
O
O
O
O
O
I
I
I
Receive Remote Alarm. Transitions high when alarm detected;
returns low when alarm cleared.
Receive Distant Multiframe Alarm. Transitions high when alarm
detected; returns low when alarm cleared.
Receive Alignment Frame. High during frames containing the frame
alignment signal, low otherwise.
Receive Clock. 2.048 MHz primary clock.
Receive Channel Clock. 256 kHz clock, identifies timeslot
boundaries; useful for serial-to-parallel conversion of channel data.
Receive Channel Clock. 256 kHz clock, identifies timeslot
boundaries; useful for serial-to-parallel conversion of channel data.
Receive Frame Sync. Trailing edge indicates start of frame.
Receive Multiframe Sync. Low-high transition indicates start of
CAS multiframe; held high during frame 0.
Receive Signaling Data. Extracted timeslot 16 data; updated on
rising edge of RCLK.
Receive Signaling Timeslot. High during timeslot 16 of every frame,
low otherwise.
Receive CRC4 Sync. Low-high transition indicates start of CRC4
multiframe; held high during CRC4 frames 0 through 7 and held low
during frames 8 through 15.
Reset. Must be asserted during device power-up and when changing
to/from the hardware mode.
Receive Bipolar Data. Sampled on falling edges of RCLK. Tie
together to receive NRZ data and disable BPV monitor circuitry.
Receive Carrier Loss. Low-high transition indicates loss of carrier.
Receive Bipolar Violation. Pulses high during detected bipolar
violations.
Receive Frame Error. Pulses high when frame alignment, CAS
multiframe alignment or CRC4 words received in error.
Receive Loss of Sync. Indicates synchronizer status; high when
frame, CAS and/or CRC4 multiframe search underway, low
otherwise.
4 of 32
DESCRIPTION
DS2181A

Related parts for DS2181AQ