AT80C32X2-SLSUV Atmel, AT80C32X2-SLSUV Datasheet - Page 8

• Manufacturer Part Number: AT80C32X2-SLSUV
• Description: Microcontrollers (MCU) Microcontroller
• Manufacturer: Atmel

Specifications of AT80C32X2-SLSUV

• Data Bus Width: 8 bit
• Program Memory Type: ROMLess
• Data Ram Size: 256 B
• Interface Type: UART
• Maximum Clock Frequency: 30 MHz
• Number Of Programmable I/os: 32
• Number Of Timers: 3 bit
• Operating Supply Voltage: 5 V
• Maximum Operating Temperature: + 85 C
• Mounting Style: SMD/SMT
• Package / Case: PLCC
• Minimum Operating Temperature: - 40 C
• Lead Free Status / Rohs Status: No

TS80C52X2
Enhanced Features
X2 Feature
Description
8
TS8xCx2X2
In comparison to the original 80C52, the TS80C52X2 implements some new features,
which are
•
•
•
•
•
•
•
The TS80C52X2 core needs only 6 clock periods per machine cycle. This feature called
”X2” provides the following advantages:
•
•
•
•
In order to keep the original C51 compatibility, a divider by 2 is inserted between the
XTAL1 signal and the main clock input of the core (phase generator). This divider may
be disabled by software.
The clock for the whole circuit and peripheral is first divided by two before being used by
the CPU core and peripherals. This allows any cyclic ratio to be accepted on XTAL1
input. In X2 mode, as this divider is bypassed, the signals on XTAL1 must have a cyclic
ratio between 40 to 60%. Figure 1. shows the clock generation block diagram. X2 bit is
validated on XTAL1÷2 rising edge to avoid glitches when switching from X2 to STD
mode. Figure 2 shows the mode switching waveforms.
Figure 1. Clock Generation Diagram
XTAL1
The X2 option
The Dual Data Pointer
The 4 level interrupt priority system
The power-off flag
The ONCE mode
The ALE disabling
Some enhanced features are also located in the UART and the Timer 2
Divide frequency crystals by 2 (cheaper crystals) while keeping same CPU power
Save power consumption while keeping same CPU power (oscillator power saving)
Save power consumption by dividing dynamically operating frequency by 2 in
operating and idle modes
Increase CPU power by 2 while keeping same crystal frequency
:
F
XTAL
2
XTAL1:2
CKCON reg
X2
0
1
F
OSC
CPU control
state machine: 6 clock cycles.
4184I–8051–02/08