73S1210F-44M/F/PC Maxim Integrated Products, 73S1210F-44M/F/PC Datasheet - Page 94
73S1210F-44M/F/PC
Manufacturer Part Number
73S1210F-44M/F/PC
Description
Microcontrollers (MCU)
Manufacturer
Maxim Integrated Products
Datasheet
1.73S1210F-44MFPC.pdf
(126 pages)
Specifications of 73S1210F-44M/F/PC
Lead Free Status / Rohs Status
Details
- Current page: 94 of 126
- Download datasheet (2Mb)
73S1210F Data Sheet
Parity Control Register (SParCtl): 0xFE11 0x00
This register provides the ability to configure the parity circuitry on the smart card interface. The settings
apply to both integrated smart card interfaces.
94
SParCtl.7
SParCtl.6
SParCtl.5
SParCtl.4
SParCtl.3
SParCtl.2
SParCtl.1
SParCtl.0
Bit
MSB
–
BRKGEN
RETRAN
FORCPE
BRKDET
DISCRX
DISPAR
Symbol
INSPE
DISPAR BRKGEN BRKDET RETRAN DISCRX
–
Disable Parity Check – 1 = disabled, 0 = enabled. If enabled, the UART will
check for even parity (the number of 1’s including the parity bit is even) on
every character. This also applies to the TS during ATR.
Break Generation Disable – 1 = disabled, 0 = enabled. If enabled, and T=0
protocol, the UART will generate a Break to the smart card if a parity error is
detected on a receive character. No Break will be generated if parity
checking is disabled. This also applies to TS during ATR.
Break Detection Disable – 1 = disabled, 0 = enabled. If enabled, and T=0
protocol, the UART will detect the generation of a Break by the smart card.
Retransmit Byte – 1 = enabled, 0 = disabled. If enabled and a Break is
detected from the smart card (Break Detection must be enabled), the last
character will be transmitted again. This bit applies to T=0 protocol.
Discard Received Byte – 1 = enabled, 0 = disabled. If enabled and a parity
error is detected (Parity checking must be enabled), the last character
received will be discarded. This bit applies to T=0 protocol.
Insert Parity Error – 1 = enabled, 0 = disabled. Used for test purposes. If
enabled, the UART will insert a parity error in every character transmitted by
generating odd parity instead of even parity for the character.
Force Parity Error – 1 = enabled, 0 = disabled. Used for test purposes. If
enabled, the UART will generate a parity error on a character received from
the smart card.
Table 88: The SParCtl Register
Function
INSPE
FORCPE
DS_1210F_001
LSB
Rev. 1.4
Related parts for 73S1210F-44M/F/PC
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
73S1210F Evaluation Board Lite
Manufacturer:
Maxim Integrated Products
Part Number:
Description:
IC SMART CARD READER 44-QFN
Manufacturer:
Maxim Integrated Products
Datasheet:
Part Number:
Description:
IC SMART CARD READER 44-QFN
Manufacturer:
Maxim Integrated Products
Datasheet:
Part Number:
Description:
IC SMART CARD READER 68-QFN
Manufacturer:
Maxim Integrated Products
Datasheet:
Part Number:
Description:
IC SMART CARD READER 68-QFN
Manufacturer:
Maxim Integrated Products
Datasheet:
Part Number:
Description:
IC SMART CARD READER PROG 44-QFN
Manufacturer:
Maxim Integrated Products
Part Number:
Description:
IC SMART CARD READER PROG 44-QFN
Manufacturer:
Maxim Integrated Products
Part Number:
Description:
IC SMART CARD READER PROG 68-QFN
Manufacturer:
Maxim Integrated Products
Part Number:
Description:
IC SMART CARD READER PROG 68-QFN
Manufacturer:
Maxim Integrated Products
Part Number:
Description:
Microcontrollers (MCU)
Manufacturer:
Maxim Integrated Products
Part Number:
Description:
Microcontrollers (MCU)
Manufacturer:
Maxim Integrated Products
Part Number:
Description:
Microcontrollers (MCU)
Manufacturer:
Maxim Integrated Products
Part Number:
Description:
Microcontrollers (MCU)
Manufacturer:
Maxim Integrated Products
Part Number:
Description:
Microcontrollers (MCU)
Manufacturer:
Maxim Integrated Products
Part Number:
Description:
Power Management Modules & Development Tools 73S1210F DEV KIT EVAL BD ICE CABLE CD
Manufacturer:
Maxim Integrated Products