AD725AR Analog Devices Inc, AD725AR Datasheet - Page 17

• Manufacturer Part Number: AD725AR
• Description: IC ENCODER RGB TO NTSC 16-SOIC
• Manufacturer: Analog Devices Inc
• Type: Video Encoderr

Specifications of AD725AR

• Rohs Status: RoHS non-compliant
• Applications: RGB To NTSC/PAL
• Voltage - Supply, Digital: 4.75 V ~ 5.25 V
• Mounting Type: Surface Mount
• Package / Case: 16-SOIC (0.300", 7.5mm Width)
• Voltage - Supply, Analog: -
• Lead Free Status / RoHS Status: Not Compliant

REV. 0
SYNCHRONIZING SIGNALS
The AD725 requires explicit horizontal and vertical synchroniz-
ing signals for proper operation. This information cannot and
should not be incorporated in any of the RGB signals. However,
the synchronizing information can be provided as either separate
horizontal (HSYNC) and vertical (VSYNC) signals or as a
single composite sync (CSYNC) signal.
Internally the AD725 requires a composite sync logic signal that
is mostly high and goes low during horizontal sync time. The
vertical interval will have an inverted duty cycle from this. This
Figure 25. Luminance Frequency Response with NTSC Trap
–12
–15
–18
–21
–24
–3
–6
–9
6
3
0
0.1
HSYNC
VSYNC
CSYNC
FREQUENCY – MHz
Figure 26. Sync Logic Levels (Equalization and Serration Pulses Not Shown)
1.0
COMP PIN
LUMA PIN
10.0
–17–
signal should occur at the output of an on-chip XNOR gate on
the AD725 whose two inputs are HSYNC (Pin 16) and VSYNC
(Pin 15). There are several options for meeting these conditions.
The first is to have separate signals for HSYNC and VSYNC.
Each should be mostly low and then high going during their
respective time of assertion. This is the convention used by
RGB monitors for most PCs. The proper composite sync signal
will be produced by the on-chip XNOR gate when using these
inputs.
If a composite sync signal is already available, it can be input
into HSYNC (Pin 16), while VSYNC (Pin 15) can be used to
change the polarity. (In actuality, HSYNC and VSYNC are
interchangeable since they are symmetric inputs to a two-input
gate).
If the composite sync input is mostly high and then low going
for active HSYNC time (and inverted duty cycle during VSYNC),
then it is already of the proper polarity. Pulling VSYNC high,
while inputting the composite sync signal to HSYNC will pass
this signal though the XNOR gate without inversion.
On the other hand, if the composite sync signal is the opposite
polarity as described above, pulling VSYNC low will cause the
XNOR gate to invert the signal. This will make it the proper
polarity for use inside the AD725. These logic conditions are
illustrated in Figure 26.
AD725