CY8C9560A-24AXI Cypress Semiconductor Corp, CY8C9560A-24AXI Datasheet - Page 4

IC I/O EXPANDER I2C 60B 100LQFP

CY8C9560A-24AXI

Manufacturer Part Number
CY8C9560A-24AXI
Description
IC I/O EXPANDER I2C 60B 100LQFP
Manufacturer
Cypress Semiconductor Corp
Datasheet

Specifications of CY8C9560A-24AXI

Package / Case
100-LQFP
Interface
I²C
Number Of I /o
60
Interrupt Output
Yes
Frequency - Clock
100KHz
Voltage - Supply
3 V ~ 5.25 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Includes
EEPROM, POR, PWM, WDT
Processor Series
CY8C95x0A
Core
M8C
Data Bus Width
8 bit
Maximum Clock Frequency
24 MHz
Number Of Programmable I/os
60
Operating Supply Voltage
3 V to 5.25 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Development Tools By Supplier
CY3242-IOX, CY3242-IOXLite
Minimum Operating Temperature
- 40 C
On-chip Adc
8 bit
Program Memory Type
EEPROM
Program Memory Size
27 KB
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
For Use With
428-2023 - KIT EVAL PSOC I2C PORT EXP428-1911 - KIT EVAL PSOC I2C PORT EXP
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
428-2017

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CY8C9560A-24AXI
Manufacturer:
Cypress
Quantity:
230
Part Number:
CY8C9560A-24AXI
Manufacturer:
CYPRESS
Quantity:
154
Part Number:
CY8C9560A-24AXI
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Part Number:
CY8C9560A-24AXI
Manufacturer:
CYPRESS/赛普拉斯
Quantity:
20 000
Part Number:
CY8C9560A-24AXIT
Manufacturer:
Cypress Semiconductor Corp
Quantity:
10 000
Device Access Addressing
Following a start condition, the I
to address an I
CY8C95xx. By default there are two possible address formats in
binary representation: 010000A0X and 101000A0X. The first is
used to access the multi port device and the second to access
the EEPROM. If additional address lines (A1-A6) are used then
the Device Addressing.
This addressing method uses a technique called Extendable Soft
Addressing,
Addressing on page
Table 2. Device Addressing
When all address lines A1-A6 are used, the device being
accessed is defined by the first byte following the address in the
write transaction. If the most significant bit (MSb) of this byte is
‘0’, this byte is treated as a command (register address) byte of
the multi-port device. If the MSb is ‘1’, this byte is the first of a
2-byte EEPROM address. In this case, the device masks the
MSb to determine the EEPROM address.
Serial EEPROM Device
EEPROM reading and writing operations require 2 bytes, AHI
and ALO, which indicate the memory address to use.
To read one or more bytes, the master device addresses the unit
with a write cycle (= 0) to send AHI followed by ALO, readdresses
the unit with a read cycle (= 1), and reads one or more data bytes.
Each data byte read increments the internal address counter by
one up to the end of the EEPROM address space. A read or write
beyond the end of the EEPROM address space must result in a
NAK response by the Port Expander.
To write data to the EEPROM, the master device performs one
write cycle, with the first two bytes being AHI followed by ALO.
This is followed by one or more data bytes. In the case of block
writing it is advisable to set the starting address on the beginning
of the 64-byte boundary, for example 01C0h or 0080h, but this is
not mandatory. When a 64-byte boundary is crossed in the
EEPROM, the I
an EEPROM write sequence. If the end of available EEPROM
Document Number: 38-12036 Rev. *E
01
A
0
0
0
0
0
6
A
A
1
1
1
1
5
5
Multi-Port Device
A
A
A
0
0
0
0
4
4
4
A
A
A
A
0
0
0
3
3
3
3
described
2
C slave. This address accesses the device in the
A
A
A
A
A
2
0
0
C clock is stretched while the device performs
2
2
2
2
2
A
A
A
A
A
A
0
9.
1
1
1
1
1
1
A
A
A
A
A
A
A
Table 2
0
0
0
0
0
0
0
in
R/W
R/W
R/W
R/W
R/W
R/W
R/W A
the
2
defines the device addresses.
1
1
1
1
1
1
C master device sends a byte
6
section
A
A
0
0
0
0
0
5
5
EEPROM Device
A
A
A
1
1
1
1
4
4
4
A
A
A
A
0
0
0
3
3
3
3
Extendable
A
A
A
A
A
0
0
2
2
2
2
2
A
A
A
A
A
A
0
1
1
1
1
1
1
A
A
A
A
A
A
A
0
0
0
0
0
0
0
Soft
R/W
R/W
R/W
R/W
R/W
R/W
R/W
space is reached, then further writes are responded to with a
NAK.
Refer to
and writing procedures for the EEPROM device.
Multi Port I/O Device
This device allows the user to set configurations and I/O opera-
tions through internal registers.
Each data transfer is preceded by the command byte. This byte
is used as a pointer to a register that receives or transmits data.
Available registers are listed in
Document Conventions
Acronyms
Table 3
Table 3. Acronyms
Units of Measure
A units of measure table is located in the Electrical Specifications
section.
Section 4.
Numeric Naming
Hexidecimal numbers are represented with all letters in
uppercase with an appended lowercase ‘h’ (for example, ‘14h’ or
‘3Ah’). Hexidecimal numbers may also be represented by a ‘0x’
prefix, the C coding convention. Binary numbers have an
appended lowercase ‘b’ (for example, ‘01010100b’ or
‘01000011b’). Numbers not indicated by an ‘h’, ‘b’, or ‘0x’ are
decimal.
AC
DC
EEPROM
GPIO
I/O
MSb
POR
PWM
Acronym
lists the acronyms that are used in this document.
Table 17
Figure 6
alternating current
direct current
electrically erasable programmable read-only
memory (E
general purpose I/O
input/output
most-significant bit
power on reset
pulse width modulator
on page 10, which illustrates memory reading
on page 16 lists all the abbreviations used in
CY8C9540A, CY8C9560A
2
)
Table 7
Description
on page 11.
CY8C9520A
Page 4 of 32
[+] Feedback

Related parts for CY8C9560A-24AXI