MCP25050T-I/SL Microchip Technology, MCP25050T-I/SL Datasheet - Page 26
![IC I/O EXPANDER CAN 8B 14SOIC](/photos/6/59/65933/150-14-soic_sml.jpg)
MCP25050T-I/SL
Manufacturer Part Number
MCP25050T-I/SL
Description
IC I/O EXPANDER CAN 8B 14SOIC
Manufacturer
Microchip Technology
Specifications of MCP25050T-I/SL
Package / Case
14-SOIC (3.9mm Width), 14-SOL
Interface
CAN
Number Of I /o
8
Interrupt Output
No
Frequency - Clock
4MHz
Voltage - Supply
2.7 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Includes
ADC, Memory, PWM
Product
Controller Area Network (CAN)
Number Of Transceivers
1
Data Rate
1 Mbps
Supply Voltage (max)
5.5 V
Supply Voltage (min)
2.7 V
Supply Current (max)
20 mA
Maximum Operating Temperature
+ 150 C
Minimum Operating Temperature
- 65 C
Mounting Style
SMD/SMT
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Other names
MCP25050TI/SL
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MCP25050T-I/SL
Manufacturer:
MICROCHIP
Quantity:
12 000
Part Number:
MCP25050T-I/SL
Manufacturer:
MICROCHIP/微芯
Quantity:
20 000
TABLE 4-3:
Read A/D Regs
Read Control Regs x x x x x x x x x x x 1 1 0 1 1 1 7* x x
Read Config Regs
Read CAN Error
Read PWM Config
Read User Mem
Read User Mem
Read Register
Read A/D Regs
Read Control Regs
Read Config Regs
Read CAN Error
Read PWM Config
Read User Mem
Read User Mem
Read Register
Write I/O Configura- x x x x x x x x x x x 0 1 0 1 0 1 5 x x xxxx xxxx
Write TX Message
Write TX Message
Write TX Message
Write RX Filter0
Write RX Filter1
* If using non-RTR messages for information request messages (IRM), the RTR bit = 0, DLC bit field = 0, and bit 3 of the IRM ID = 1. Also, bit 3 of the output message ID = 0.
** User-defined IRM IDs must be different from input message IDs to avoid message contention between the corresponding output message and the input message.
Write RX Mask
Write Register
If using RTR messages for IRMs, the RTR bit = 1, DLC bit field = number of bytes in corresponding output message, and bit three of the IRM ID = x (don’t care), also, bit 3 of the
output message = x (don’t care).
COMMAND MESSAGES (EXTENDED IDENTIFIER)
1
0
x x x x x x x x x x x 1 1 1 0 0 0 8* x x
x x x x x x x x x x x 1 1 0 1 0 1 5* x x
x x x x x x x x x x x 1 1 0 0 1 1 3* x x
x x x x x x x x x x x 1 1 0 1 1 0 6* x x
x x x x x x x x x x x 1 1 1 0 0 0 8* x x
x x x x x x x x x x x 1 1 1 0 0 0 8* x x
x x x x x x x x x x x 1 1 0 0 0 0 1* x x
1
0
x x x x x x x x x x x 0 1 1 0 0 0 8 x x xxxx xxxx
x x x x x x x x x x x 0 1 0 1 1 1 7 x x xxxx xxxx
x x x x x x x x x x x 0 1 0 1 0 1 5 x x xxxx xxxx
x x x x x x x x x x x 0 1 0 0 1 1 3 x x xxxx xxxx
x x x x x x x x x x x 0 1 0 1 1 0 6 x x xxxx xxxx
x x x x x x x x x x x 0 1 1 0 0 0 8 x x xxxx xxxx
x x x x x x x x x x x 0 1 1 0 0 0 8 x x xxxx xxxx
x x x x x x x x x x x 0 1 0 0 0 0 1 x x
1
0
x x x x x x x x x x x 0 1 0 0 1 1 3 x x xxxx xxxx
x x x x x x x x x x x 0 1 0 1 0 0 4 x x xxxx xxxx
x x x x x x x x x x x 0 1 0 1 0 0 4 x x xxxx xxxx
x x x x x x x x x x x 0 1 0 1 0 0 4 x x xxxx xxxx
x x x x x x x x x x x 0 1 0 1 0 0 4 x x xxxx xxxx
x x x x x x x x x x x 0 1 0 1 0 0 4 x x xxxx xxxx
x x x x x x x x x x x 0 1 0 1 0 0 4 x x xxxx xxxx
9 8 7 6 5 4 3 2 1 0 R
9 8 7 6 5 4 3 2 1 0 R
9 8 7 6 5 4 3 2 1 0 R
Standard ID
Standard ID
Standard ID
T
R
T
R
T
R
I
D
E
I
D
E
I
D
E
DLC
DLC
DLC
1
7
1
7
1
7
1
6
1
6
1
6
Information Request Messages (to MCP2502X/5X)
RXBEID8
xxxx xxxx
xxxx xxxx
xxxx xxxx
xxxx xxxx
xxxx xxxx
xxxx xxxx
xxxx xxxx
RXBEID8
RXBEID8
(8 bits)
(8 bits)
(8 bits)
Extended ID
addr
addr
Extended ID
Extended ID
Output Messages (from MCP2502X/5X)
Input Messages (to MCP2502X/5X)
xxxx *000
xxxx *001
xxxx *010
xxxx *100
xxxx *101
RXBEID0
xxxx x000
xxxx x001
xxxx x010
xxxx x011
xxxx x100
xxxx x101
xxxx x110
xxxx x111
RXBEID0
xxxx *011
xxxx *110
xxxx *111
RXBEID0
xxxx *000
xxxx *001
xxxx *010
xxxx *011
xxxx *100
xxxx *101
xxxx *110
xxxx *111
(8 bits)
(8 bits)
(8 bits)
TX0SIDH
TX1SIDH
TX2SIDH
RXF0SID RXF0SID RXF0EID RXF0EID
RXF1SID RXF1SID RXF1EID RXF1EID
USERID0 USERID1 USERID2 USERID3 USERID4 USERID5 USERID6 USERID7
USERID8 USERID9 USERID1 USERID1 USERID1 USERID1 USERID1 USERID1
IOINTEN
ADCON0 ADCON1 OPTREG OPTREG
IOINTFL
RXM-
EFLG
value
addr
DDR
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
PR1
RXMSIDL RXMEID8 RXMEID0
TX0SIDL
TX1SIDL
TX2SIDL
IOINTPO
mask
GPIO
GPIO
TEC
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
PR2
n/a
TX0EID8
TX1EID8
TX2EID8
T1CON
AN0H
CNF1
value
DDR
REC
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
TX0EID0
TX1EID0
TX2EID0
OPTREG ADCON1
T2CON
AN1H
CNF2
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
Data Bytes
Data Bytes
Data Bytes
PWM1D
STCON
AN10L
CNF3
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
IOINTEN
PWM2D
AN2H
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
IOINTPO
AN3H
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
AN32L
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a
n/a