RTC-7301DG:BS ROHS Epson Toyocom Corporation, RTC-7301DG:BS ROHS Datasheet - Page 5
![no-image](/images/manufacturer_photos/0/2/230/epson_toyocom_corporation_sml.jpg)
RTC-7301DG:BS ROHS
Manufacturer Part Number
RTC-7301DG:BS ROHS
Description
IC REAL TIME CLOCK 18-DIP
Manufacturer
Epson Toyocom Corporation
Series
-r
Type
Clock/Calendarr
Datasheets
1.RTC-7301SFB3_ROHS.pdf
(2 pages)
2.RTC-7301SFB3_ROHS.pdf
(1 pages)
3.RTC-7301DGBS_ROHS.pdf
(30 pages)
Specifications of RTC-7301DG:BS ROHS
Features
Alarm, Leap Year
Memory Size
-
Time Format
HH:MM:SS (24 hr)
Date Format
YY-MM-DD-dd
Interface
Parallel
Voltage - Supply
2.4 V ~ 5.5 V
Voltage - Supply, Battery
1.6 V ~ 5.5 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Through Hole
Package / Case
18-DIP (0.300", 7.62mm)
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
NB10-023097
SER3756
SER3756
RTC 7301 SF
3. Terminal connections
4. Terminal functions
D0 to D3 14 to 17 11 to 14
A0 to A3 7 to 10
VTEMP
Note 1 ) Be sure to connect a filter capacity of at least 0.1 F close to V
Note 2 ) When the /RD and /WR pins are both in the "L" state, mis-operations can occur. Avoid this state.
name
( V
10.
11.
12.
FCON
FOUT
/ CS0
/CS0
GND
/IRQ
/WR
CS1
V
1.
2.
3.
4.
5.
6.
7.
8.
9.
Pin
/RD
Relationship of FOUT output and RTC access by the /CS0, CS1 and FCON pins and the FE bit
H
H
H
L
L
L
L
DD
DD
/ CS0
FCON
FOUT
VTEP
(V
/ IRQ
A0
A1
A2
A3
/ RD
GND
) 5, 19 - 23
DD
)
7301SF
24pin
CS1
Pin number
11
12
13
18
24
H
H
H
H
H
H
1
2
3
4
6
L
#12
# 1
RTC - 7301 SF
7301DG
FCON
18pin
4 to 7
16,17
SSOP - 24 pin
10
15
18
H
H
H
H
1
2
3
8
9
L
L
/
-
-
DG
Output
Output
Output
Input
Input
Input
Input
Input
Input
I/O
I/O
FE
0
1
0
1
-
-
-
#24
#13
device after making CS0 a High level once after power-on when you cannot but
start CS0 with a Low level.
This is a chip select 0 input pin and has a built-in pull-up resistor.
When /CS0="L",CS1="H," access of this device is possible.
Note: At the time of initial power-on, keep a level of CS 0 in High. Please use this
This pin is only on the RTC7301SF. It selects the frequency to output to the
FOUT pin.
This pin is fixed at 32.768 kHz output when FCON="L" and frequencies are
selectable by the FD bit when FCON="H."
Note: This pin is not found on RTC-7301DG. It is fixed at “H” internally.
This outputs the clock signal at the frequency set by the FD bit (CMOS output).
Furthermore, output is 32.768 kHz when FCON="L."
When there is no FOUT output, this pin is set to high impedance.
This is a temperature sensor output pin found only on RTC7301SF. (Analog
voltage output)
When there is no VTEMP output, this pin is set to high impedance.
This is an N-ch open-drain interrupt output pin.
These are address input pins.
When accessing this device, this pin inputs the register address to select.
This is a read strobe input pin.
Data can be read from RTC when /RD="L."
This pin is connected to the ground.
This is a write strobe input pin.
This pin writes data to the RTC at edge of the rise.
These are data I/O pins.
This is a chip select 1 input pin and has a built-in pull-down resistor.
It is possible for the FOUT pin to output when CS1=”H,” regardless of the status
of the /CS0 pin.
The FOUT pin is set to high impedance when CS1="L."
These pins have the same electrical potential as VDD, but, do not connect
them to any external equipment.
Connect this to a + power supply.
FD bit selectable frequency output
FD bit selectable frequency output
24. V
23.
22.
21.
20.
19.
18. CS1
17. D0
16. D1
15. D2
14. D3
13. / WR
Therefore, because FDOUT output frequencies are selected by the FD bit, set the FD bit and FE bit
to the appropriate setting when the frequency is output to the FOUT pin.
(V
(V
(V
(V
(V
DD
DD
DD
DD
DD
DD
)
)
)
)
)
32.768 kHz output
32.768 kHz output
High impedance
High impedance
High impedance
FOUT output
Page
2
1.
2.
3.
4.
5.
6.
7.
8.
9.
/ CS0
FOUT
/ IRQ
A0
A1
A2
A3
/ RD
GND
DD
- GND.
Functions
RTC - 7301 DG
# 1
# 9
Not possible
Not possible
Not possible
Not possible
RTC access
DIP - 18 pin
Possible
Possible
Possible
#18
#10
18.
17.
16.
15.
14.
13.
12.
11.
10.
ETM15E-02
V
(V
(V
CS1
D0
D1
D2
D3
/ WR
DD
DD
DD
)
)