PI7C9X20404GPBNBE Pericom Semiconductor, PI7C9X20404GPBNBE Datasheet - Page 21
![IC PCIE PACKET SWITCH 148LFBGA](/photos/28/19/281988/pi7c9x20404gpbnbe_sml.jpg)
PI7C9X20404GPBNBE
Manufacturer Part Number
PI7C9X20404GPBNBE
Description
IC PCIE PACKET SWITCH 148LFBGA
Manufacturer
Pericom Semiconductor
Series
GreenPacket™r
Datasheet
1.PI7C9X20404GPBNBE.pdf
(79 pages)
Specifications of PI7C9X20404GPBNBE
Applications
Data Transport
Interface
Advanced Configuration Power Interface (ACPI)
Package / Case
148-LFBGA
Mounting Type
Surface Mount
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Voltage - Supply
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
PI7C9X20404GPBNBE
Manufacturer:
RICHTEK
Quantity:
770
PI7C9X20404GP
4Port-4Lane PCI Express Switch
TM
GreenPacket
Family
Datasheet
5.8 PORT ARBITRATION
Among multiple ingress ports, the port arbitration built in the egress port determines which input traffic to be
forwarded to the output port. The arbitration algorithm contains hardware fixed Round Robin, 128-phase Weighted
Round-Robin and programmable 128-phase time-based WRR. The port arbitration is held within the same VC
channel. It means that each port has two port arbitration circuitries for VC0 and VC1 respectively. At upstream port,
in addition to the traffic from inter-port, the intra-port packet such as configurations completion would also join the
arbitration loop to get the service in Virtual Channel 0.
5.9 VC ARBITRATION
After port arbitration, VC arbitration is executed among different VC channels within the same source. Three
arbitration algorithms are provided to choose the appropriate VC. They are respectively Strict Priority, Round Robin
or Weighted Round Robin.
5.10 FLOW CONTROL
PCI Express employs Credit-Based Flow Control mechanism to make buffer utilization more efficient. The
transaction layer transmitter ensures that it does not transmit a TLP to an opposite receiver unless the receiver has
enough buffer space to accept the TLP. The transaction layer receiver has the responsibility to advertise the free
buffer space to an opposite transmitter to avoid packet stale. In this switch, each port has separate queues for
different traffic types and the credits are on the fly sent to data link layer, which compares the current available
credits with the monitored one and reports the updated credit to the counterpart. If no new credit is acquired, the
credit reported is scheduled for every 30 us to prevent from link entering retrain. On the other hand, the receiver at
each egress port gets the usable credits from the opposite end in a link. It would broadcast them to all the other
ingress ports for gating the packet transmission.
5.11 TRANSATION LAYER TRANSMIT BLOCK (TLP ENCAPSULATION)
The transmit portion of transaction layer performs the following functions. They are to construct the all types of
forwarded TLP generated from VC arbiter, respond with the completion packet when the local resource (i.e.
configuration register) is accessed and regenerate the message that terminated at receiver to RC if acts as an
upstream port.
Page 21 of 79
June 2009 – Revision 1.6
Pericom Semiconductor