AD9398KSTZ-100 Analog Devices Inc, AD9398KSTZ-100 Datasheet - Page 30

• Manufacturer Part Number: AD9398KSTZ-100
• Description: IC INTERFACE 100MHZ HDMI 100LQFP
• Manufacturer: Analog Devices Inc

Specifications of AD9398KSTZ-100

• Applications: Video
• Interface: HDMI
• Voltage - Supply: 3.15 V ~ 3.47 V
• Package / Case: 100-LQFP
• Mounting Type: Surface Mount
• Ic Interface Type: HDMI
• Supply Voltage Range: 3.15V To 3.47V, 1.7V To 3.47V, 1.7V To 1.9V
• Operating Temperature Range: 0°C To +70°C
• Digital Ic Case Style: LQFP
• No. Of Pins: 100
• Package: 100LQFP
• Operating Temperature: 0 to 70 °C
• Operating Temperature (min): 0C
• Operating Temperature Classification: Commercial
• Operating Temperature (max): 70C
• Package Type: LQFP
• Rad Hardened: No
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• For Use With: AD9398/PCBZ - BOARD EVALUATION FOR AD9398
• Lead Free Status / Rohs Status: Compliant

AD9398
0x40—Bits[7:0] CSC B2 LSBs
0x41—Bits[4:0] CSC B3 MSBs
The default value for the 13-bit B3 is 0x1E89.
0x42—Bits[7:0] CSC B3 LSBs
0x43—Bits[4:0] CSC B4 MSBs
The default value for the 13-bit B4 is 0x0291.
0x44—Bits[7:0] CSC B4 LSBs
0x45—Bits[4:0] CSC C1 MSBs
The default value for the 13-bit C1 is 0x0000.
0x46—Bit[7:0] CSC C1 LSBs
0x47—Bit[4:0] CSC C2 MSBs
The default value for the 13 bit C2 is 0x0800.
0x48—Bits[7:0] CSC C2 LSBs
0x49—Bits[4:0] CSC C3 MSBs
The default value for the 13-bit C3 is 0x0E87.
0x4A—Bits[7:0] CSC C3 LSBs
0x4B—Bits[4:0] CSC C4 MSBs
The default value for the 13-bit C4 is 0x18BD.
0x4C—Bits[7:0] CSC C4 LSBs
0x57—Bit[7] AV Mute Override
0x57—Bit[6] AV Mute Value
0x57—Bit[3] Disable AV Mute
0x57—Bit[2] Disable Audio Mute
0x58—Bit[7] MCLK PLL Enable
This bit enables the use of the analog PLL.
0x58—Bits[6:4] MCLK PLL_N
These bits control the division of the MCLK out of the PLL.
Table 18.
PLL_N [2:0]
0
1
2
3
4
5
6
7
0x58—Bit[3] N_CTS_Disable
This bit makes it possible to prevent the N/CTS packet on the
link from writing to the N and CTS registers.
MCLK Divide Value
/1
/2
/3
/4
/5
/6
/7
/8
Rev. 0 | Page 30 of 44
0x58—Bits[2:0] MCLK f
These bits control the multiple of 128 f
Table 19.
MCLK f
0
1
2
3
4
5
6
7
0x59—Bit[6] MDA/MCL PU Disable
This bit disables the inter-MDA/MCL pull-ups.
0x59—Bit[5] CLK Term O/R
This bit allows for overriding during power down.
0 = auto, 1 = manual.
0x59—Bit[4] Manual CLK Term
This bit allows normal clock termination or disconnects this.
0 = normal, 1 = disconnected.
0x59—Bit[2] FIFO Reset UF
This bit resets the audio FIFO if underflow is detected.
0x59—Bit[1] FIFO Reset OF
This bit resets the audio FIFO if overflow is detected.
0x59—Bit[0] MDA/MCL Three-State
This bit three-states the MDA/MCL lines to allow in-circuit
programming of the EEPROM.
0x5A—Bits[6:0] Packet Detect
This register indicates if a data packet in specific sections has
been detected. These seven bits are updated if any specific
packet has been received since last reset or loss of clock detect.
Normal is 0x00.
Table 20.
Packet Detect Bit
0
1
2
3
4
5
6
0x5B—Bit[3] HDMI Mode
0 = DVI, 1 = HDMI.
S
_N [2:0]
S
_N
Packet Detected
AVI infoframe
Audio infoframe
SPD infoframe
MPEG source infoframe
ACP packets
ISRC1 packets
ISRC2 packets
f
128
256
384
512
640
768
896
1024
S
S
Multiple
used for MCLK out.