SDCFAA-016G SanDisk, SDCFAA-016G Datasheet - Page 16

no-image

SDCFAA-016G

Manufacturer Part Number
SDCFAA-016G
Description
Manufacturer
SanDisk
Type
CompactFlashr
Datasheet

Specifications of SDCFAA-016G

Density
16GByte
Operating Temperature (min)
0C
Operating Temperature (max)
70C
Package Type
Not Required
Mounting
Socket
Pin Count
50
Operating Temperature Classification
Commercial
Programmable
Yes
Lead Free Status / Rohs Status
Supplier Unconfirmed
SanDisk CompactFlash Card OEM Product Manual
02/09, Rev. 1.0 ii © 2007 - 2009 SanDisk Corporation. SanDisk Confidential, subject to all applicable non-disclosure agreements.
-CD1, -CD2
(True IDE Mode)
-CE1, -CE2
(PC Card Memory Mode)
Card Enable
-CE1, -CE2
(PC Card I/O Mode)
Card Enable
-CS0, -CS1
(True IDE Mode)
-CSEL
(PC Card Memory Mode)
-CSEL
(PC Card I/O Mode)
-CSEL
(True IDE Mode)
D15 - D00
(PC Card Memory Mode)
D15 - D00
(PC Card I/O Mode)
D15 - D00
(True IDE Mode)
GND
(PC Card Memory Mode)
GND
(PC Card I/O Mode)
GND
(True IDE Mode)
-INPACK
(PC Card Memory Mode
except Ultra DMA Protocol
Active)
Signal Name
I
I
I/O
--
O
Dir.
7,32
39
31,30,29,28,
27,49,48,47,
6,5,4,3,2,
23, 22, 21
1,50
43
Pin
16
This signal is the same for all modes.
These input signals are used both to
select the card and to indicate to the card
whether a byte or a word operation is
being performed. -CE2 always accesses
the odd byte of the word. -CE1 accesses
the even byte or the Odd byte of the word
depending on A0 and -CE2. A multiplexing
scheme based on A0, -CE1, -CE2 allows
8 bit hosts to access all data on D0-D7.
While (-) DMACK is asserted, -CE1 and
-CE2 shall be held negated and the width
of the transfers shall be 16 bits.
This signal is the same as the PC Card
Memory Mode signal.
In the True IDE Mode, -CS0 is the
address range select for the task file
registers while -CS1 is used to select the
Alternate Status Register and the Device
Control Register.
While –DMACK is asserted, -CS0 and –
CS1 shall be held negated and the width
of the transfers shall be 16 bits.
This signal is not used for this mode, but
should be connected by the host to PC
Card A25 or grounded by the host.
This signal is not used for this mode, but
should be connected by the host to PC
Card A25 or grounded by the host.
This internally pulled up signal is used to
configure this device as a Master or a
Slave when configured in the True IDE
Mode. When this pin is grounded, this
device is configured as a Master. When
the pin is open, this device is configured
as a Slave.
These lines carry the Data, Commands
and Status information between the host
and the controller. D00 is the LSB of the
Even Byte of the Word. D08 is the LSB of
the Odd Byte of the Word.
This signal is the same as the PC Card
Memory Mode signal.
In True IDE Mode, all Task File operations
occur in byte mode on the low order bus
D[7:0] while all data transfers are 16 bit
using D[15:0].
Ground.
This signal is the same for all modes.
This signal is the same for all modes.
This signal is not used in this mode.
Description
Interface Description

Related parts for SDCFAA-016G