PI7C9X20303SLCFDE Pericom Semiconductor, PI7C9X20303SLCFDE Datasheet - Page 34

no-image

PI7C9X20303SLCFDE

Manufacturer Part Number
PI7C9X20303SLCFDE
Description
IC PCIE PACKET SWITCH 128LQFP
Manufacturer
Pericom Semiconductor
Series
SlimLine™r

Specifications of PI7C9X20303SLCFDE

Applications
Data Transport
Interface
Advanced Configuration Power Interface (ACPI)
Package / Case
128-LQFP
Mounting Type
Surface Mount
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Voltage - Supply
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PI7C9X20303SLCFDE
Manufacturer:
Pericom
Quantity:
90
Part Number:
PI7C9X20303SLCFDE
Manufacturer:
Pericom
Quantity:
10 000
Part Number:
PI7C9X20303SLCFDE
Manufacturer:
PERICOM
Quantity:
20 000
7.2.7
7.2.8
7.2.9
7.2.10
7.2.11
7.2.12
July 2009 – Revision 1.1
Pericom Semiconductor
CACHE LINE REGISTER – OFFSET 0Ch
PRIMARY LATENCY TIMER REGISTER – OFFSET 0Ch
HEADER TYPE REGISTER – OFFSET 0Ch
PRIMARY BUS NUMBER REGISTER – OFFSET 18h
SECONDARY BUS NUMBER REGISTER – OFFSET 18h
SUBORDINATE BUS NUMBER REGISTER – OFFSET 18h
BIT
7:0
BIT
15:8
BIT
23:16
BIT
7:0
BIT
15:8
BIT
23:16
FUNCTION
Cache Line Size
FUNCTION
Primary Latency
timer
FUNCTION
Header Type
FUNCTION
Primary Bus Number
FUNCTION
Secondary Bus
Number
FUNCTION
Subordinate Bus
Number
TYPE
TYPE
TYPE
TYPE
TYPE
TYPE
RW
RW
RW
RW
RO
RO
Page 34 of 76
DESCRIPTION
The cache line size register is set by the system firmware and the operating
system cache line size. This field is implemented by PCI Express devices as a
RW field for legacy compatibility, but it has no impact on any PCI Express
device functionality.
Reset to 0b.
DESCRIPTION
Does not apply to PCI Express. Must be hardwired to 00h.
DESCRIPTION
Read as 01h to indicate that the register layout conforms to the standard PCI-
to-PCI Bridge layout.
DESCRIPTION
Indicates the number of the PCI bus to which the primary interface is
connected. The value is set in software during configuration.
Reset to 00h.
DESCRIPTION
Indicates the number of the PCI bus to which the secondary interface is
connected. The value is set in software during configuration.
Reset to 00h.
DESCRIPTION
Indicates the number of the PCI bus with the highest number that is
subordinate to the Bridge. The value is set in software during configuration.
Reset to 00h.
3Port-3Lane PCI Express® Switch
SlimLine
PI7C9X20303SL
Datasheet
TM
Family

Related parts for PI7C9X20303SLCFDE