ADP5033ACBZ-1-R7 Analog Devices Inc, ADP5033ACBZ-1-R7 Datasheet

no-image

ADP5033ACBZ-1-R7

Manufacturer Part Number
ADP5033ACBZ-1-R7
Description
IC REG QD SYNC BUCK/LDO1 16WLCSP
Manufacturer
Analog Devices Inc
Series
-r
Datasheet

Specifications of ADP5033ACBZ-1-R7

Topology
Step-Down (Buck) Synchronous (2), Linear (LDO) (2)
Function
Any Function
Number Of Outputs
4
Frequency - Switching
3MHz
Voltage/current - Output 1
0.8 V ~ 3.3 V, 800mA
Voltage/current - Output 2
0.8 V ~ 3.3 V, 800mA
Voltage/current - Output 3
0.8 V ~ 3.3 V, 300mA
W/led Driver
No
W/supervisor
No
W/sequencer
No
Voltage - Supply
1.7 V ~ 5.5 V
Operating Temperature
-40°C ~ 125°C
Mounting Type
Surface Mount
Package / Case
16-WFBGA, WLCSP
No. Of Outputs
4
No. Of Pins
16
Operating Temperature Range
-40°C To +125°C
Supply Voltage
5.5V
No. Of Step-down Dc - Dc Converters
2
No. Of Ldo Regulators
2
Digital Ic Case Style
WLCSP
No. Of Regulated Outputs
2
Rohs Compliant
Yes
Primary Input Voltage
5.5V
Output Voltage
2.8V
Output Current
800mA
Switching Frequency Max
3MHz
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Other names
ADP5033ACBZ-1-R7TR
FEATURES
Main input voltage range: 2.3 V to 5.5 V
Two 800 mA buck regulators and two 300 mA LDOs
Tiny, 16-ball, 2 mm × 2 mm WLCSP package
Regulator accuracy: ±3%
Factory programmable VOUTx
3 MHz buck operation with forced PWM and auto PWM/PSM
BUCK1/BUCK2: output voltage range from 0.8 V to 3.3 V
LDO1/LDO2: output voltage range from 0.8 V to 3.3V
LDO1/LDO2: low input supply voltage from 1.7 V to 5.5 V
LDO1/LDO2: high PSRR and low output noise
APPLICATIONS
Power for processors, ASICS, FPGAs, and RF chipsets
Portable instrumentation and medical devices
Space constrained devices
GENERAL DESCRIPTION
The
and two low dropout regulators (LDO) in a tiny, 16-ball, 2 mm ×
2 mm WLCSP to meet demanding performance and board
space requirements.
Rev. 0
Information furnished by Analog Devices is believed to be accurate and reliable. However, no
responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other
rights of third parties that may result from its use. Specifications subject to change without notice. No
license is granted by implication or otherwise under any patent or patent rights of Analog Devices.
Trademarks and registered trademarks are the property of their respective owners.
modes
ADP5033
combines two high performance buck regulators
2.3V TO 5.5V
1.7V TO 5.5V
OFF
4.7µF
ON
4.7µF
C1
1µF
1µF
C2
C3
C4
TYPICAL APPLICATION CIRCUIT
VIN1
VIN2
VIN3
VIN4
ENA
ENB
ADP5033
EN2
EN3
EN4
(ANALOG)
(DIGITAL)
BUCK2
LDO1
LDO2
Figure 1.
Regulators with Two 300 mA LDOs
EN1
EN2
EN3
EN4
BUCK1
MODE
MODE
AGND
One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.
Tel: 781.329.4700
Fax: 781.461.3113
The high switching frequency of the buck regulators enables
tiny multilayer external components and minimizes the board
space. When the MODE pin is set high, the buck regulators
operate in forced PWM mode. When the MODE pin is set low,
the buck regulators operate in
improving the light load efficiency.
The two bucks operate out of phase to reduce the input capacitor
requirement and noise.
The low quiescent current, low dropout voltage, and wide input
voltage range of the ADP5033 LDO extend the battery life of
portable devices. The ADP5033 LDOs maintain power supply
rejection greater than 60 dB for frequencies as high as 10 kHz
while operating with a low headroom voltage.
The regulators in the ADP5033 are activated by the ENA and
ENB pins. The specific channels controlled by ENA and ENB
are set by factory programming. A high voltage level applied to
the enable pins activates the regulators. The default output
voltages are factory programmable and can be set to a wide
range of options.
SW1
VOUT1
PGND1
MODE
SW2
VOUT2
PGND2
VOUT3
VOUT4
predefined threshold, the regulator operates in
Dual 3 MHz, 800 mA Buck
L2 1µH
L1 1µH
around the nominal value and the load current falls
PWM
C5
10µF
C6
10µF
C7
1µF
C8
1µF
PSM/PWM
©2011 Analog Devices, Inc. All rights reserved.
VOUT1 @
800mA
VOUT2 @
800mA
VOUT3 @
300mA
VOUT4 @
300mA
ADP5033
www.analog.com
P M . When

Related parts for ADP5033ACBZ-1-R7

ADP5033ACBZ-1-R7 Summary of contents

Page 1

FEATURES Main input voltage range: 2 5.5 V Two 800 mA buck regulators and two 300 mA LDOs Tiny, 16-ball × WLCSP package Regulator accuracy: ±3% Factory programmable VOUTx 3 MHz buck operation with ...

Page 2

ADP5033 TABLE OF CONTENTS Features .............................................................................................. 1 Applications....................................................................................... 1 General Description ......................................................................... 1 Typical Application Circuit ............................................................. 1 Revision History ............................................................................... 2 Specifications..................................................................................... 3 General Specifications ................................................................. 3 BUCK1 and BUCK2 Specifications ........................................... 4 LDO1 and LDO2 Specifications................................................. 4 Input ...

Page 3

SPECIFICATIONS GENERAL SPECIFICATIONS 2 5 IN1 IN2 IN3 IN4 T = 25°C for typical specifications, unless otherwise noted. A Table 1. Parameter INPUT VOLTAGE RANGE THERMAL SHUTDOWN Threshold ...

Page 4

ADP5033 BUCK1 AND BUCK2 SPECIFICATIONS 2 5 −40°C to +125°C for minimum/maximum specifications, and T IN1 IN2 J 1 otherwise noted. Table 2. Parameter Symbol INPUT CHARACTERISTICS Input Voltage Range V ...

Page 5

Parameter Symbol POWER SUPPLY REJECTION PSRR RATIO Regulator LDO1 Regulator LDO2 1 All limits at temperature extremes are guaranteed via correlation using standard statistical quality control (SQC). 2 This is the input current into VIN3/VIN4, which is not delivered to ...

Page 6

ADP5033 ABSOLUTE MAXIMUM RATINGS Table 5. Parameter VIN1, VIN2, VIN3, VIN4, VOUT1, VOUT2, VOUT3, VOUT4, ENA, MODE, ENB to Ground Storage Temperature Range Operating Junction Temperature Range Soldering Conditions ESD Human Body Model ESD Charged Device Model ESD Machine Model ...

Page 7

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS Table 7. Pin Function Descriptions Pin No. Mnemonic Description A1 VOUT3 LDO1 Output Voltage and Sensing Input. A2 VIN3 LDO1 Input Supply (1 5.5 V, VIN4 ≤ VIN1 = VIN2). A3 VIN4 LDO2 ...

Page 8

ADP5033 TYPICAL PERFORMANCE CHARACTERISTICS 5 25°C, unless otherwise noted. IN1 IN2 IN3 IN4 A 140 120 100 2.3 2.8 3.3 3.8 INPUT VOLTAGE (V) ...

Page 9

I (A) OUT Figure 9. BUCK1 Efficiency vs. Load Current, Across Input Voltage 3.3 V, Auto Mode OUT1 100 ...

Page 10

ADP5033 100 0.001 0.01 I (A) OUT Figure 15. BUCK1 Efficiency vs. Load Current, Across Temperature 3.3 V, Auto Mode OUT1 100 ...

Page 11

T VOUT CH1 50mV CH2 500mA Ω M 400ns CH4 2.00V T 28.40% Figure 21. Typical Waveforms 3 OUT1 OUT1 T VOUT CH1 50mV ...

Page 12

ADP5033 VOUT 1 I OUT 2 CH1 50.0mV CH2 200mA Ω M 20.0µs A CH2 CH4 5.00V T 20.40% Figure 27. BUCK1 Response to Load Transient 3.3 V, Auto Mode OUT1 ...

Page 13

V (V) IN Figure 33. LDO Line Regulation Across Output Load ...

Page 14

ADP5033 0 100µA –10 1mA 10mA –20 50mA 100mA –30 150mA –40 –50 –60 –70 –80 –90 –100 10 100 1k 10k FREQUENCY (Hz) Figure 39. LDO PSRR Across Output Load –20 –40 –60 –80 –100 –120 10 ...

Page 15

POWER DISSIPATION AND THERMAL CONSIDERATIONS The ADP5033 is a highly efficient micropower management unit (μPMU), and, in most cases, the power dissipated in the device is not a concern. However, if the device operates at high ambient temperatures and maximum ...

Page 16

ADP5033 S witching losses are associated with the current drawn by the driver to turn on and turn off the power devices at the switching frequency. The amount of switching power loss is given ...

Page 17

THEORY OF OPERATION GM ERROR VDDA AMP PWM COMP VIN1 I LIMIT PWM/ PSM CONTROL LOW BUCK1 CURRENT SW1 DRIVER AND ANTISHOOT THROUGH PGND1 ENA ENBK1 ENBK2 ENABLE AND MODE ENLDO1 CONTROL ENLDO2 VDDA ENB VIN3 POWER MANAGEMENT UNIT The ...

Page 18

ADP5033 Undervoltage Lockout To protect against battery discharge, undervoltage lockout (UVLO) circuitry is integrated in the system. If the input voltage on VIN1 drops below a typical 2.15 V UVLO threshold, all channels shut down. In the buck channels, both ...

Page 19

PSM The bucks smoothly transition to PSM operation when the load current decreases below the PSM current threshold. When either of the bucks enters PSM, an offset is induced in the PWM regulation level, which makes the output voltage rise. ...

Page 20

ADP5033 APPLICATIONS INFORMATION BUCK EXTERNAL COMPONENT SELECTION Trade-offs between performance parameters such as efficiency and transient response can be made by varying the choice of external components in the applications circuit, as shown in Figure 1. Inductor The high switching ...

Page 21

The peak-to-peak output voltage ripple for the selected output capacitor and inductor values is calculated using the following equation π RIPPLE × × × × OUT Capacitors with ...

Page 22

ADP5033 Input Capacitor Higher value input capacitors help to reduce the input voltage ripple and improve transient response. Maximum input capacitor current is calculated using the following equation: − ≥ OUT IN OUT I I CIN ...

Page 23

PCB LAYOUT GUIDELINES Poor layout can affect ADP5033 performance, causing electro- magnetic interference (EMI) and electromagnetic compatibility (EMC) problems, ground bounce, and voltage losses. Poor layout can also affect regulation and stability. A good layout is implemented using the following ...

Page 24

ADP5033 TYPICAL APPLICATION SCHEMATIC VIN: 2.3V TO 5.5V FROM VIO (1.7V MIN) FROM VCORE (1.7V MIN) Figure 47. Processor System Power Management with PSM/PWM Control ADP5033 L1 1µH SW1 VIN1 VOUT1 C1 BUCK1 4.7µF PGND1 ALWAYS ON ENA BK1 BK2 ...

Page 25

... TOP VIEW (BALL SIDE DOWN) ORDERING GUIDE Temperature 1 Model Range ADP5033ACBZ-1-R7 −40°C to +125°C ADP5033-1-EVALZ RoHS Compliant Part. 2 For additional options, contact a local sales or distribution representative. BUCK1 and BUCK2: 3.3 V, 3.0 V, 2.8 V, 2.5 V, 2.3 V, 2.0 V, 1.82 V, 1.8 V, 1.6 V, 1.5 V, 1.3 V, 1.2 V, 1.1 V, 1.0 V, 0.9 V, 0.8 V. ...

Page 26

ADP5033 NOTES Rev Page ...

Page 27

NOTES Rev Page ADP5033 ...

Page 28

ADP5033 NOTES ©2011 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D09788-0-5/11(0) Rev Page ...

Related keywords