CAT24M01WI-GT3 ON Semiconductor, CAT24M01WI-GT3 Datasheet

no-image

CAT24M01WI-GT3

Manufacturer Part Number
CAT24M01WI-GT3
Description
IC, EEPROM, 1MBIT SERIAL 1MHZ SOIC-8
Manufacturer
ON Semiconductor
Datasheet

Specifications of CAT24M01WI-GT3

Memory Size
1Mbit
Memory Configuration
128K X 8
Ic Interface Type
I2C
Clock Frequency
1MHz
Supply Voltage Range
1.8V To 5.5V
Memory Case Style
SOIC
No. Of Pins
8
Rohs Compliant
Yes

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
CAT24M01WI-GT3
Manufacturer:
TI
Quantity:
1 043
Part Number:
CAT24M01WI-GT3
Manufacturer:
ON/安森美
Quantity:
20 000
Part Number:
CAT24M01WI-GT3
0
Company:
Part Number:
CAT24M01WI-GT3
Quantity:
3 000
CAT24M01
1 Mb I
EEPROM
Description
organized as 131,072 words of 8 bits each.
(100 kHz), Fast (400 kHz) and Fast−Plus (1 MHz) I
protects the entire memory).
CAT24M01 devices on the same bus.
Features
© Semiconductor Components Industries, LLC, 2011
May, 2011 − Rev. 1
The CAT24M01 is a 1024 kb Serial CMOS EEPROM, internally
It features a 256−byte page write buffer and supports the Standard
Write operations can be inhibited by taking the WP pin High (this
External address pins make it possible to address up to four
(SCL and SDA)
Compliant
Supports Standard, Fast and Fast−Plus I
1.8 V to 5.5 V Supply Voltage Range
256−Byte Page Write Buffer
Hardware Write Protection for Entire Memory
Schmitt Triggers and Noise Suppression Filters on I
Low Power CMOS Technology
1,000,000 Program/Erase Cycles
100 Year Data Retention
Industrial and Extended Temperature Range
8−pin PDIP, SOIC, TSSOP and 8−pad UDFN Packages
These Devices are Pb−Free, Halogen Free/BFR Free and are RoHS
A
2
SCL
, A
WP
1
Figure 1. Functional Symbol
2
C CMOS Serial
CAT24M01
V
V
CC
SS
2
SDA
C Protocol
2
C protocol.
2
C Bus Inputs
1
See detailed ordering and shipping information in the package
dimensions section on page 14 of this data sheet.
CASE 751BD
W SUFFIX
Pin Name
SOIC−8
A
For the location of Pin 1, please consult the
corresponding package drawing.
* Contact factory for availability
SDA
SCL
V
WP
V
1
, A
CC
SS
CASE 646AA
ORDERING INFORMATION
V
2
NC
L SUFFIX
A
A
SS
TSSOP (Y)*, UDFN (HU5)*
PDIP−8
PIN CONFIGURATION
1
2
PDIP (L), SOIC (W, X),
http://onsemi.com
PIN FUNCTION
CASE 517BU
HU5 SUFFIX
Device Address
Serial Data
Serial Clock
Write Protect
Power Supply
Ground
UDFN−8*
1
Publication Order Number:
CASE 948AL
Function
TSSOP−8*
Y SUFFIX
CASE 751BE
V
WP
SCL
SDA
CAT24M01/D
X SUFFIX
CC
SOIC−8

Related parts for CAT24M01WI-GT3

CAT24M01WI-GT3 Summary of contents

Page 1

CAT24M01 CMOS Serial EEPROM Description The CAT24M01 is a 1024 kb Serial CMOS EEPROM, internally organized as 131,072 words of 8 bits each. It features a 256−byte page write buffer and supports the Standard (100 ...

Page 2

AYMXXX (SOIC−8) 24M01A = Specific Device Code A = Assembly Location Y = Production Year (Last Digit Production Month (1− XXX = Last Three Digits of XXX = Assembly Lot Number Table 1. ABSOLUTE ...

Page 3

Table 4. PIN IMPEDANCE CHARACTERISTICS −40°C to +85°C and Symbol C (Note 4) SDA I/O Pin Capacitance IN C (Note 4) Input Capacitance (other pins ...

Page 4

Power-On Reset (POR) The CAT24M01 incorporates Power−On Reset (POR) circuitry which protects the internal logic against powering up in the wrong state. The device will power up into Standby mode after V exceeds the POR trigger level and will power ...

Page 5

SCL SDA START CONDITION BUS RELEASE DELAY (TRANSMITTER) SCL FROM 1 MASTER DATA OUTPUT FROM TRANSMITTER DATA OUTPUT FROM RECEIVER START LOW SCL t SU:STA t HD:STA SDA IN SDA OUT Figure 2. Start/Stop Timing 1 0 ...

Page 6

WRITE OPERATIONS Byte Write In Byte Write mode the Master sends a START, followed by Slave address, two byte address and data to be written (Figure 6). The Slave acknowledges all 4 bytes, and the Master then follows up with ...

Page 7

BUS ACTIVITY: SLAVE R MASTER ADDRESS T SDA LINE S SCL SDA 8th Bit Byte n S BUS T ACTIVITY: A SLAVE MASTER R ADDRESS a − SDA LINE ADDRESS ...

Page 8

READ OPERATIONS Immediate Address Read In standby mode, the CAT24M01 internal address counter points to the data byte immediately following the last byte accessed by a previous operation. If that ‘previous’ byte was the last byte in memory, then the ...

Page 9

PIN # 1 IDENTIFICATION D TOP VIEW SIDE VIEW Notes: (1) All dimensions are in millimeters. (2) Complies with JEDEC MS-001. PACKAGE DIMENSIONS PDIP−8, 300 mils CASE 646AA−01 ISSUE A SYMBOL ...

Page 10

PIN # 1 IDENTIFICATION TOP VIEW SIDE VIEW Notes: (1) All dimensions are in millimeters. Angles in degrees. (2) Complies with JEDEC MS-012. PACKAGE DIMENSIONS SOIC 8, 150 mils CASE 751BD−01 ISSUE O SYMBOL ...

Page 11

E1 e TOP VIEW SIDE VIEW Notes: (1) All dimensions are in millimeters. Angles in degrees. (2) Complies with JEDEC MO-153. PACKAGE DIMENSIONS TSSOP8, 4.4x3 CASE 948AL−01 ISSUE O SYMBOL MIN A A1 0.05 A2 ...

Page 12

PIN#1 IDENTIFICATION TOP VIEW SIDE VIEW Notes: (1) All dimensions are in millimeters. Angles in degrees. (2) Complies with EIAJ EDR-7320. PACKAGE DIMENSIONS SOIC−8, 208 mils CASE 751BE−01 ISSUE O SYMBOL ...

Page 13

Í Í Í E PIN 1 REFERENCE Í Í Í Í Í Í 0.15 C Í Í Í 0.15 C TOP VIEW DETAIL NOTE 4 C SIDE VIEW 0.10 C ...

Page 14

... The standard lead finish is NiPdAu. 11. The device used in the above example is a CAT24M01WI−GT3 (SOIC−JEDEC, Industrial Temperature, NiPdAu, Tape & Reel, 3,000/Reel). 12. For SOIC, EIAJ (X) package the standard lead finish is Matte−Tin. This package is available in 2,000 pcs/reel, i.e., CAT24M01XI−T2. ...

Related keywords