ADC082S051EVAL National Semiconductor, ADC082S051EVAL Datasheet - Page 16

• Manufacturer Part Number: ADC082S051EVAL
• Manufacturer: National Semiconductor

Specifications of ADC082S051EVAL

• Lead Free Status / Rohs Status: Not Compliant

www.national.com
the input that is selected for the conversion after the current
one. See Tables 1, 2 and Table 3.
If CS and SCLK go low within the times defined by t
t
DIN may or may not be one clock cycle later than expected.
It is, therefore, best to strictly observe the minimums t
t
CLH
CLH
, the rising edge of SCLK that begins clocking data in at
times given in the Timing Specifications.
Bit 7 (MSB)
DONTC
Bit #:
7 - 6, 2 - 0
3
4
5
ADD2
Symbol:
DONTC
x
x
x
Bit 6
DONTC
ADD0
ADD1
ADD2
ADD1
0
0
1
TABLE 2. Control Register Bit Descriptions
Description
Don't care. The value of these bits do not affect the device.
These bits determine which input channel will be sampled and converted in the
next track/hold cycle. The mapping between codes and channels is shown in
Table 3.
ADD2
Bit 5
TABLE 3. Input Channel Selection
TABLE 1. Control Register Bits
ADD0
0
1
x
CSU
CSU
ADD1
and
and
Bit 4
Not allowed. The output signal at the D
16
is indeterminate if ADD1 is high.
There are no power-up delays or dummy conversions re-
quired with the ADC082S051. The ADC is able to sample and
convert an input to full conversion immediately following pow-
er up. The first conversion result after power-up will be that of
IN1.
ADD0
Bit 3
Input Channel
IN1 (Default)
IN2
DONTC
Bit 2
OUT
DONTC
Bit 1
pin
DONTC
Bit 0