LFEC1E-3TN100I Lattice, LFEC1E-3TN100I Datasheet - Page 69

• Manufacturer Part Number: LFEC1E-3TN100I
• Description: IC FPGA 1.5KLUTS 67I/O 100-TQFP
• Manufacturer: Lattice

Specifications of LFEC1E-3TN100I

• Lead Free Status / Rohs Status: Lead free / RoHS Compliant

Lattice Semiconductor
PICs and DDR Data (DQ) Pins Associated with the DDR Strobe (DQS) Pin
P[Edge] [n-4]
P[Edge] [n-3]
P[Edge] [n-2]
P[Edge] [n-1]
P[Edge] [n]
P[Edge] [n+1]
P[Edge] [n+2]
P[Edge] [n+3]
Notes:
1. “n” is a Row/Column PIC number
2. The DDR interface is designed for memories that support one DQS strobe per eight bits of
3. PIC numbering definitions are provided in the “Signal Names” column of the Signal Descrip-
data. In some packages, all the potential DDR data (DQ) pins may not be available.
tions table.
PICs Associated
with DQS Strobe
PIO Within PIC
4-3
A
B
A
B
A
B
A
B
A
B
A
B
A
B
A
B
LatticeECP/EC Family Data Sheet
DDR Strobe (DQS) and
Data (DQ) Pins
[Edge]DQSn
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
DQ
Pinout Information