LFE2-6SE-7FN256C Lattice, LFE2-6SE-7FN256C Datasheet - Page 35
LFE2-6SE-7FN256C
Manufacturer Part Number
LFE2-6SE-7FN256C
Description
IC FPGA 6KLUTS 190I/O 256-BGA
Manufacturer
Lattice
Datasheet
1.LFE2-12E-5FN256C.pdf
(385 pages)
Specifications of LFE2-6SE-7FN256C
Lead Free Status / Rohs Status
Lead free / RoHS Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
LFE2-6SE-7FN256C
Manufacturer:
Lattice Semiconductor Corporation
Quantity:
10 000
- Current page: 35 of 385
- Download datasheet (3Mb)
Lattice Semiconductor
Figure 2-30. Input Register Block Top Edge
Output Register Block
The output register block provides the ability to register signals from the core of the device before they are passed
to the sysI/O buffers. The blocks on the PIOs on the left, right and bottom contain a register for SDR operation that
is combined with an additional latch for DDR operation. Figure 2-31 shows the diagram of the Output Register
Block for PIOs on the left, right and the bottom edges. Figure 2-32 shows the diagram of the Output Register Block
for PIOs on the top edge of the device.
In SDR mode, ONEG0 feeds one of the flip-flops that then feeds the output. The flip-flop can be configured as a D-
type or latch. In DDR mode, ONEG0 and OPOS0 are fed into registers on the positive edge of the clock. Then at
the next clock cycle this registered OPOS0 is latched. A multiplexer running off the same clock selects the correct
register for feeding to the output (D0).
By combining the output blocks of the complementary PIOs and sharing some registers from input blocks, a gear-
box function can be implemented, that takes four data streams: ONEG0A, ONEG1A, ONEG1B and ONEG1B.
Figure 2-32 shows the diagram using this gearbox function. For more information about this topic, please see infor-
mation regarding additional documentation at the end of this data sheet.
(from sysIO
DEL[3:0]
routing)
buffer)
CLK0
(from
DI
Note: Simplified version does not show CE and SET/RESET details.
*On selected blocks.
Fixed Delay
Dynamic Delay
2-32
D
/LATCH
D-Type
LatticeECP2/M Family Data Sheet
Q
INCK*
INDD
IPOS0
Architecture
Related parts for LFE2-6SE-7FN256C
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
FPGA - Field Programmable Gate Array 6K LUTs 190 I/O S-Ser DSP 1.2V -7
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 6K LUTs 90 I/O S-Ser DSP 1.2V -7
Manufacturer:
Lattice
Part Number:
Description:
IC FPGA 6KLUTS 90I/O 144-TQFP
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 6KLUTS 190I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 6KLUTS 190I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 6KLUTS 190I/O 256-BGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 6KLUTS 144TQFP
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 6KLUTS 144TQFP
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 6KLUTS 144TQFP
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 6KLUTS 144TQFP
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
IC FPGA 6KLUTS 256FPBGA
Manufacturer:
Lattice
Datasheet:
Part Number:
Description:
FPGA - Field Programmable Gate Array 6K LUTs 90 I/O S-Ser DSP 1.2V -6 I
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 6K LUTs 90 I/O S-Ser DSP 1.2V -5 I
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 6K LUTs 190 I/O S-Ser DSP 1.2V -6
Manufacturer:
Lattice
Part Number:
Description:
FPGA - Field Programmable Gate Array 6K LUTs 190 I/O S-Ser DSP 1.2V -6 I
Manufacturer:
Lattice