IDT74ALVCHR16501PA IDT, Integrated Device Technology Inc, IDT74ALVCHR16501PA Datasheet
IDT74ALVCHR16501PA
Specifications of IDT74ALVCHR16501PA
Related parts for IDT74ALVCHR16501PA
IDT74ALVCHR16501PA Summary of contents
Page 1
... OUTPUTS AND BUS-HOLD DESCRIPTION: This 18-bit universal bus transceiver is built using advanced dual metal CMOS technology. Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch enable (LEAB and LEBA) and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high ...
Page 2
... IDT74ALVCHR16501 3.3V CMOS 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS PIN CONFIGURATION OEAB 1 2 LEAB GND GND GND GND OEBA LEBA 28 TSSOP TOP VIEW ABSOLUTE MAXIMUM RATINGS Symbol (2) V TERM (3) V TERM 56 GND T STG 55 CLKAB I OUT GND NOTES Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause ...
Page 3
... IDT74ALVCHR16501 3.3V CMOS 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS FUNCTION TABLE (1,2) Inputs OEAB LEAB CLKAB ↑ ↑ NOTES: 1. A-to-B data flow is shown. B-to-A data flow is similar, but uses OEBA, LEBA, and CLKBA HIGH Voltage Level L = LOW Voltage Level X = Don’t Care Z = High-Impedance ↑ ...
Page 4
... IDT74ALVCHR16501 3.3V CMOS 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS BUS-HOLD CHARACTERISTICS (1) Symbol Parameter I Bus-Hold Input Sustain Current BHH I BHL I Bus-Hold Input Sustain Current BHH I BHL I Bus-Hold Input Overdrive Current BHHO I BHLO NOTES: 1. Pins with Bus-Hold are identified in the pin description. ...
Page 5
... IDT74ALVCHR16501 3.3V CMOS 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS SWITCHING CHARACTERISTICS Symbol Parameter t Propagation Delay PLH PHL t Propagation Delay PLH t LEBA LEAB to Bx PHL t Propagation Delay PLH t CLKBA CLKAB to Bx PHL t Output Enable Time PZH OEBA PZL t Output Enable Time ...
Page 6
... IDT74ALVCHR16501 3.3V CMOS 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS TEST CIRCUITS AND WAVEFORMS TEST CONDITIONS (1) (1) Symbol V = 3.3V±0. 2. LOAD V 2.7 2 1.5 1 300 300 LZ V 300 300 OUT (1, 2) Pulse D.U.T. Generator R T Test Circuit for All Outputs DEFINITIONS Load capacitance: includes jig and probe capacitance. ...
Page 7
... IDT74ALVCHR16501 3.3V CMOS 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS ORDERING INFORMATION IDT ALVC X XXX XX Family Temp. Range Bus-Hold CORPORATE HEADQUARTERS 6024 Silver Creek Valley Road San Jose, CA 95138 XX XXX Device Type Package PA Thin Shrink Small Outline Package 501 18-Bit Universal Bus Transceiver with 3-State Outputs Double-Density, ± ...