IDT74ALVCH16836PA IDT, Integrated Device Technology Inc, IDT74ALVCH16836PA Datasheet - Page 6
![](/photos/31/29/312971/56pin_tssop_sml.jpg)
IDT74ALVCH16836PA
Manufacturer Part Number
IDT74ALVCH16836PA
Description
Manufacturer
IDT, Integrated Device Technology Inc
Datasheet
1.IDT74ALVCH16836PA.pdf
(7 pages)
Specifications of IDT74ALVCH16836PA
Logic Family
ALVC
Operating Supply Voltage (typ)
2.5/3.3V
Propagation Delay Time
5.6ns
Number Of Elements
1
Number Of Channels
20
Input Logic Level
LVTTL
Output Logic Level
LVTTL
Output Type
3-State
Package Type
TSSOP
Polarity
Non-Inverting
Logical Function
Universal Bus Driver
Operating Supply Voltage (min)
2.3V
Operating Supply Voltage (max)
3.6V
Quiescent Current (typ)
100nA
Technology
CMOS
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Surface Mount
Pin Count
56
Lead Free Status / Rohs Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
IDT74ALVCH16836PA
Manufacturer:
IDT
Quantity:
6 246
TEST CIRCUITS AND WAVEFORMS
TEST CONDITIONS
NOTES:
1. Pulse Generator for All Pulses: Rate ≤ 1.0MHz; t
2. Pulse Generator for All Pulses: Rate ≤ 1.0MHz; t
SWITCH POSITION
NOTES:
1.
2.
DEFINITIONS:
C
R
IDT74ALVCH16836
3.3V CMOS 20-BIT UNIVERSAL BUS DRIVER WITH 3-STATE OUTPUTS
Pulse
Generator
L
T
Symbol
V
= Termination resistance: should be equal to Z
= Load capacitance: includes jig and probe capacitance.
V
For t
V
For t
LOAD
V
V
C
HZ
LZ
IH
T
L
OUTPUT 2
OUTPUT 1
(1, 2)
SK
SK
(b) OUTPUT1 and OUTPUT2 are in the same bank.
(o) OUTPUT1 and OUTPUT2 are any two outputs.
All Other Tests
INPUT
Disable High
Disable Low
Enable High
Enable Low
Open Drain
V
CC
Test
(1)
V
= 3.3V±0.3V V
IN
300
300
2.7
1.5
50
6
Test Circuit for All Outputs
t
SK
(x)
R
Output Skew - t
T
D.U.T.
= t
V
t
PLH1
CC
PLH2
CC
t
PLH2
(1)
300
300
2.7
1.5
50
6
= 2.7V
t
-
V
SK
t
OUT
PLH1
(x)
OUT
SK
F
F
(
or
≤ 2ns; t
X
V
≤ 2.5ns; t
of the Pulse Generator.
t
C
)
PHL1
CC
t
L
PHL2
t
(2)
PHL2
2 x Vcc
Switch
Vcc / 2
= 2.5V±0.2V
V
GND
Open
R
Vcc
150
150
LOAD
30
t
500Ω
R
≤ 2ns.
SK
-
500Ω
ALVC Link
t
≤ 2.5ns.
PHL1
(x)
ALVC Link
0V
V
V
V
V
V
V
V
V
T
OH
T
OH
T
Open
GND
IH
OL
OL
V
Unit
mV
mV
LOAD
pF
V
V
V
6
NOTE:
1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.
ASYNCHRONOUS
SYNCHRONOUS
INPUT TRANSITION
INPUT TRANSITION
OPPOSITE PHASE
NORMALLY
NORMALLY
CONTROL
HIGH-LOW-HIGH
CONTROL
CONTROL
OUTPUT
LOW-HIGH-LOW
OUTPUT
SAME PHASE
TIMING
INPUT
INPUT
INPUT
HIGH
DATA
LOW
Set-up, Hold, and Release Times
OUTPUT
Enable and Disable Times
PULSE
PULSE
CLOSED
SWITCH
SWITCH
Propagation Delay
ENABLE
OPEN
Pulse Width
t
t
PZL
PZH
INDUSTRIAL TEMPERATURE RANGE
t
t
PLH
PLH
V
t
V
V
0V
SU
t
T
SU
T
LOAD/2
t
W
t
t
PHZ
REM
t
H
DISABLE
t
t
PHL
PHL
t
H
t
PLZ
ALVC Link
ALVC Link
ALVC Link
V
V
ALVC Link
T
V
V
0V
V
V
V
V
V
0V
T
V
V
0V
V
V
V
V
V
0V
T
OH
IH
LOAD/2
LZ
OL
HZ
IH
T
OH
T
OL
IH
T
V
V
0V
V
V
0V
V
V
0V
V
V
0V
IH
T
IH
T
IH
T
IH
T