CY7C1021BL-15VC Cypress Semiconductor Corp, CY7C1021BL-15VC Datasheet
![no-image](/images/manufacturer_photos/0/1/179/cypress_semiconductor_corp_sml.jpg)
CY7C1021BL-15VC
Specifications of CY7C1021BL-15VC
Related parts for CY7C1021BL-15VC
CY7C1021BL-15VC Summary of contents
Page 1
... A 0 Note: 1. For best-practice recommendations, please refer to the Cypress application note “System Design Guidelines” on http://www.cypress.com. Cypress Semiconductor Corporation Document #: 38-05145 Rev. *A 1-Mbit (64K x 16) Static RAM Writing to the device is accomplished by taking Chip Enable (CE) and Write Enable (WE) inputs LOW. If Byte Low Enable ...
Page 2
Selection Guide Maximum Access Time (ns) Maximum Operating Current (mA) Maximum CMOS Standby Current (mA) Pin Configurations Pin Definitions Pin Name SOJ, TSOP–Pin Number A –A 1–5,18–21, 24–27, 42– I/O –I/O 7–10, 13–16, 29–32 35–38 NC ...
Page 3
Maximum Ratings (Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature ................................. –65°C to +150°C Ambient Temperature with Power Applied............................................. –55°C to +125°C Supply Voltage Relative GND CC DC Voltage Applied ...
Page 4
Capacitance Parameter Description C Input Capacitance IN C Output Capacitance OUT AC Test Loads and Waveforms R 481 Ω R 481 Ω OUTPUT OUTPUT 255 Ω 255 Ω INCLUDING INCLUDING JIG ...
Page 5
Switching Characteristics [6] Parameter Description t WE HIGH to Low Z LZWE t WE LOW to High Z HZWE t Byte Enable to End of Write BW Switching Waveforms [10, 11] Read Cycle No. 1 ADDRESS DATA OUT PREVIOUS DATA ...
Page 6
Switching Waveforms (continued) Write Cycle No. 1 (CE Controlled) ADDRESS BHE, BLE DATA I/O Write Cycle No. 2 (BLE or BHE Controlled) ADDRESS t SA BHE, BLE WE CE DATA I/O Notes: 12. Address valid prior to ...
Page 7
... L High High High Z Ordering Information Speed (ns) Ordering Code 10 CY7C10211B-10VC CY7C10211B-10ZC CY7C10211BL-10ZC 12 CY7C1021B-12VC CY7C1021B-12VI CY7C1021BL-12VC CY7C1021B-12ZC CY7C1021B-12ZI CY7C1021BL-12ZC Document #: 38-05145 Rev SCE PWE HZWE I/O –I/O I/O –I High Z Power-Down Data Out Read - All bits High Z Read - Lower bits only Data Out ...
Page 8
... Ordering Information (continued) Speed (ns) Ordering Code 15 CY7C1021B-15VC CY7C1021B-15VI CY7C1021BL-15VC CY7C1021B-15VE CY7C1021B-15ZC CY7C1021B-15ZXC CY7C1021B-15ZI CY7C1021BL-15ZC CY7C1021B-15ZE Package Diagrams 44 1 0.095 0.115 0.023 0.045 0.033 MAX. 0.013 0.023 Document #: 38-05145 Rev. *A Package Name Package Type V34 44-pin (400-Mil) Molded SOJ V34 44-pin (400-Mil) Molded SOJ ...
Page 9
... Document #: 38-05145 Rev. *A © Cypress Semiconductor Corporation, 2004. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress ...
Page 10
Document History Page Document Title: CY7C1021B/CY7C10211B 64K x 16 Static RAM Document Number: 38-05145 REV. ECN NO. Issue Date ** 109889 09/22/01 *A 238454 See ECN Document #: 38-05145 Rev. *A Orig. of Change SZV Change from Spec number: 38-00951 ...