CY7C1031-10JC Cypress Semiconductor Corp, CY7C1031-10JC Datasheet - Page 3
![no-image](/images/manufacturer_photos/0/1/179/cypress_semiconductor_corp_sml.jpg)
CY7C1031-10JC
Manufacturer Part Number
CY7C1031-10JC
Description
Manufacturer
Cypress Semiconductor Corp
Datasheet
1.CY7C1031-10JC.pdf
(13 pages)
Specifications of CY7C1031-10JC
Density
1Mb
Access Time (max)
10ns
Operating Supply Voltage (typ)
5V
Package Type
LCC
Operating Temp Range
0C to 70C
Supply Current
280mA
Operating Supply Voltage (min)
4.75V
Operating Supply Voltage (max)
5.25V
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
52
Word Size
18b
Lead Free Status / Rohs Status
Not Compliant
Document #: 38-05278 Rev. *A
Application Example
Figure 1 shows a 512-Kbyte secondary cache for the Pentium
microprocessor using four CY7C1031 cache RAMs.
Pin Definitions
V
V
GND
V
CLK
A
ADSP
ADSC
WH
WL
ADV
OE
CS
DQ
DP
CC
CCQ
SSQ
15
1
15
– A
–DP
–DQ
Signal Name
0
0
0
PROCESSOR
CACHE
PENTIUM
TAG
MATCH
66-MHz OSC
CLK
DIRTY
CLK
VALID
ADS
DATA
DATA
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input
Input/Output
Input/Output
ADR
ADR
CD
Type
Figure 1. Cache Using Four CY7C1031s
MATCH
DIRTY
VALID
ADR
DATA
ADSP
CLK
# of Pins
16
16
ADSC ADV OE WH
1
1
2
1
4
1
4
1
1
1
1
1
1
512 KB
ADR
DATA
ADSP
ADSC
ADV
OE
CLK
7C1031
CONTROLLER
WH, WL
CACHE
+5V Power
+5V or 3.3V (Outputs)
Ground
Ground (Outputs)
Clock
Address
Address Strobe from Processor
Address Strobe from Cache Controller
Write Enable – High Byte
Write Enable – Low Byte
Advance
Output Enable
Chip Select
Regular Data
Parity Data
WL
2
0
0
,
WH, WL
WH
WL
1
1
2
,
WH, WL
WH
WL
2
2
2
,
WH, WL
WH
WL
Description
3
2
3
,
INTERFACE TO
MAIN MEMORY
CY7C1031
CY7C1032
Page 3 of 13