CY7C68013-56LFC Cypress Semiconductor Corp, CY7C68013-56LFC Datasheet - Page 30

no-image

CY7C68013-56LFC

Manufacturer Part Number
CY7C68013-56LFC
Description
Manufacturer
Cypress Semiconductor Corp
Datasheet

Specifications of CY7C68013-56LFC

Cpu Family
FX2LP
Device Core
8051
Device Core Size
8b
Frequency (max)
48MHz
Interface Type
USB
Program Memory Type
ROMLess
Program Memory Size
Not Required
Total Internal Ram Size
8KB
# I/os (max)
24
Number Of Timers - General Purpose
3
Operating Supply Voltage (typ)
3.3V
Operating Supply Voltage (max)
3.6V
Operating Supply Voltage (min)
3V
Instruction Set Architecture
CISC
Operating Temp Range
0C to 70C
Operating Temperature Classification
Commercial
Mounting
Surface Mount
Pin Count
56
Package Type
QFN EP
Lead Free Status / Rohs Status
Not Compliant
9.0
9.1
USB 2.0-certified in full- and high-speed modes.
9.2
Table 9-1. Program Memory Read Parameters
Notes:
Document #: 38-08012 Rev. *F
10. CLKOUT is shown with positive polarity.
11. t
CLKOUT
t
t
t
t
t
t
t
t
CL
AV
STBL
STBH
SOEL
SCSL
DSU
DH
Parameter
t
t
ACC1
ACC1
ACC1
A[15..0]
PSEN#
D[7..0]
CS#
OE#
(24 MHz) = 3*t
(48 MHz) = 3*t
USB Transceiver
Program Memory Read
is computed from the above parameters as follows:
[10]
AC Electrical Characteristics
1/CLKOUT Frequency
Delay from Clock to Valid Address
Clock to PSEN Low
Clock to PSEN High
Clock to OE Low
Clock to CS Low
Data Set-up to Clock
Data Hold Time
CL
CL
t
AV
t
– t
– t
CL
AV
AV
–t
– t
t
t
SOEL
DSU
SCSL
DSU
= 106 ns
= 43 ns.
Description
Figure 9-1. Program Memory Read Timing Diagram
t
STBL
t
ACC1
[11]
data in
t
Min.
STBH
t
9.6
DH
0
0
0
0
20.83
41.66
Typ.
83.2
t
AV
Max.
10.7
11.1
13
8
8
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
CY7C68013
Page 30 of 48
48 MHz
24 MHz
12 MHz
Notes

Related parts for CY7C68013-56LFC