70V28L20PFI IDT, Integrated Device Technology Inc, 70V28L20PFI Datasheet
70V28L20PFI
Specifications of 70V28L20PFI
Related parts for 70V28L20PFI
70V28L20PFI Summary of contents
Page 1
Features True Dual-Ported memory cells which allow simultaneous access of the same memory location High-speed access – Commercial: 15/20ns (max.) – Industrial: 20ns (max.) Low-power operation – IDT70V28L Active: 440mW (typ.) Standby: 660µW (typ.) Dual chip enables allow for depth ...
Page 2
IDT70V28L High-Speed 3.3V 64K x 16 Dual-Port Static RAM Description The IDT70V28 is a high-speed 64K x 16 Dual-Port Static RAM. The IDT70V28 is designed to be used as a stand-alone 1024K-bit Dual-Port RAM combination MASTER/SLAVE Dual-Port ...
Page 3
IDT70V28L High-Speed 3.3V 64K x 16 Dual-Port Static RAM Pin Names Left Port Right Port Chip Enables R/W R/W Read/Write Enable Output Enable ...
Page 4
IDT70V28L High-Speed 3.3V 64K x 16 Dual-Port Static RAM Truth Table I – Chip Enable < 0. >V -0.2V CC (3) X NOTES: 1. Chip Enable references are shown above ...
Page 5
IDT70V28L High-Speed 3.3V 64K x 16 Dual-Port Static RAM DC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range Symbol Parameter ( Input Leakage Current Output Leakage Current LO V Output Low Voltage OL ...
Page 6
IDT70V28L High-Speed 3.3V 64K x 16 Dual-Port Static RAM AC Test Conditions Input Pulse Levels Input Rise/Fall Times Input Timing Reference Levels Output Reference Levels Output Load Waveform of Read Cycles ADDR ( UB, LB R/W DATA OUT ...
Page 7
IDT70V28L High-Speed 3.3V 64K x 16 Dual-Port Static RAM AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range Symbol READ CYCLE t Read Cycle Time RC t Address Access Time AA (3) t Chip Enable Access Time ACE ...
Page 8
IDT70V28L High-Speed 3.3V 64K x 16 Dual-Port Static RAM Timing Waveform of Write Cycle No. 1, R/W Controlled Timing ADDRESS OE (9,10 SEM ( ( R/W DATA OUT DATA IN Timing Waveform of ...
Page 9
IDT70V28L High-Speed 3.3V 64K x 16 Dual-Port Static RAM Timing Waveform of Semaphore Read after Write Timing, Either Side VALID ADDRESS t AW SEM I R/W OE NOTES ...
Page 10
IDT70V28L High-Speed 3.3V 64K x 16 Dual-Port Static RAM AC Electrical Characteristics Over the Operating Temperature and Supply Voltage Range Symbol BUSY TIMING (M/S BUSY Access Time from Address Match t BAA BUSY Disable Time from Address Not ...
Page 11
IDT70V28L High-Speed 3.3V 64K x 16 Dual-Port Static RAM Timing Waveform of Write with Port-to-Port Read and BUSY (M ADDR "A" R/W "A" DATA IN "A" (1) t APS ADDR "B" BUSY "B" DATA OUT "B" NOTES: 1. ...
Page 12
IDT70V28L High-Speed 3.3V 64K x 16 Dual-Port Static RAM Waveform of BUSY Arbitration Controlled by CE Timing (M ADDR "A" and "B" CE "A" (2) t APS CE "B" BUSY "B" Waveform of BUSY Arbitration Cycle Controlled by ...
Page 13
IDT70V28L High-Speed 3.3V 64K x 16 Dual-Port Static RAM Waveform of Interrupt Timing ADDR "A" CE "A" R/W "A" INT "B" ADDR "B" CE "B" OE "B" INT "B" NOTES: 1. All timing is the same for left and right ...
Page 14
... FFFF. The R message (16 bits) at FFFE or FFFF is user-defined since addressable SRAM location. If the interrupt function is not used, address locations FFFE and FFFF are not used as mail boxes, but as part of the random access memory. Refer to Truth Table IV for the interrupt operation ...
Page 15
IDT70V28L High-Speed 3.3V 64K x 16 Dual-Port Static RAM Busy Logic Busy Logic provides a hardware indication that both ports of the RAM have accessed the same location at the same time. It also allows one of the two accesses ...
Page 16
IDT70V28L High-Speed 3.3V 64K x 16 Dual-Port Static RAM verifies its success in setting the latch by reading it was successful, it proceeds to assume control over the shared resource was not successful in setting the ...
Page 17
IDT70V28L High-Speed 3.3V 64K x 16 Dual-Port Static RAM Ordering Information XXXXX A 999 Device Power Speed Package Type NOTE: 1. Contact your sales office for Industrial Temperature range in other speeds, packages and powers. 2. Green parts available. For ...