ICS8530DY IDT, Integrated Device Technology Inc, ICS8530DY Datasheet - Page 7

ICS8530DY

Manufacturer Part Number
ICS8530DY
Description
Manufacturer
IDT, Integrated Device Technology Inc
Datasheet

Specifications of ICS8530DY

Number Of Outputs
32
Operating Supply Voltage (max)
3.465V
Operating Temp Range
0C to 70C
Propagation Delay Time
2ns
Operating Supply Voltage (min)
3.135V
Mounting
Surface Mount
Pin Count
48
Operating Supply Voltage (typ)
3.3V
Package Type
LQFP
Duty Cycle
53%
Operating Temperature Classification
Commercial
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ICS8530DY-01LF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
ICS8530DY-01LFT
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
ICS8530DY-01LFT
Manufacturer:
ICS
Quantity:
20 000
Part Number:
ICS8530DYI-01LF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
ICS8530DYI-01LFT
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
Part Number:
ICS8530DYLF
Manufacturer:
IDT, Integrated Device Technology Inc
Quantity:
10 000
ICS8530 Data Sheet
ICS8530DY REVISION E SEPTEMBER 15, 2010
Wiring the Differential Input to Accept Single-Ended Levels
Figure 1 shows how a differential input can be wired to accept single
ended levels. The reference voltage V
the bias resistors R1 and R2. The bypass capacitor (C1) is used to
help filter noise on the DC bias. This bias circuit should be located as
close to the input pin as possible. The ratio of R1 and R2 might need
to be adjusted to position the V
swing. For example, if the input clock swing is 2.5V and V
R1 and R2 value should be adjusted to set V
below are for when both the single ended swing and V
same voltage. This configuration requires that the sum of the output
impedance of the driver (Ro) and the series resistance (Rs) equals
the transmission line impedance. In addition, matched termination at
the input will attenuate the signal in half. This can be done in one of
two ways. First, R3 and R4 in parallel should equal the transmission
Figure 1. Recommended Schematic for Wiring a Differential Input to Accept Single-ended Levels
REF
in the center of the input voltage
REF
= V
REF
CC
at 1.25V. The values
/2 is generated by
CC
CC
are at the
= 3.3V,
7
line impedance. For most 50Ω applications, R3 and R4 can be 100Ω.
The values of the resistors can be increased to reduce the loading for
slower and weaker LVCMOS driver. When using single-ended
signaling, the noise rejection benefits of differential signaling are
reduced. Even though the differential input can handle full rail
LVCMOS signaling, it is recommended that the amplitude be
reduced. The datasheet specifies a lower differential amplitude,
however this only applies to differential signals. For single-ended
applications, the swing can be larger, however V
than -0.3V and V
of the recommended components might not be used, the pads
should be placed in the layout. They can be utilized for debugging
purposes. The datasheet specifications are characterized and
guaranteed by using a differential signal.
LOW SKEW, 1-TO-16, DIFFERENTIAL-TO-2.5V LVPECL FANOUT BUFFER
IH
cannot be more than Vcc + 0.3V. Though some
©2010 Integrated Device Technology, Inc.
IL
cannot be less

Related parts for ICS8530DY