CY2CC1810SC Cypress Semiconductor Corp, CY2CC1810SC Datasheet - Page 3
![no-image](/images/manufacturer_photos/0/1/179/cypress_semiconductor_corp_sml.jpg)
CY2CC1810SC
Manufacturer Part Number
CY2CC1810SC
Description
Manufacturer
Cypress Semiconductor Corp
Datasheet
1.CY2CC1810SC.pdf
(8 pages)
Specifications of CY2CC1810SC
Lead Free Status / Rohs Status
Not Compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CY2CC1810SC
Manufacturer:
CY
Quantity:
118
Company:
Part Number:
CY2CC1810SC
Manufacturer:
ON
Quantity:
42
Document #: 38-07055 Rev. *C
Power Supply Characteristics
High-frequency Parametrics
AC Switching Characteristics
I
I
D
F
F
t
t
t
t
t
t
t
t
t
t
t
t
Parameter
Parameter
CCD
C
W
PLH
PHL
PHZ
PLZ
R
F
SK(0)
SK(p)
SK(t)
OFF
ON
Parameter
ICC
max
max(20)
J
Propagation Delay – Low to High
Propagation Delay – High to Low
Propagation Delay – High to High Z
Propagation Delay – Low to High Z
Output Rise Time
Output Fall Time
Output Skew: Skew between outputs of the same package (in
phase)
Pulse Skew: Skew between opposite transitions of the same output
(t
Package Skew: Skew between outputs of different packages at the
same power supply voltage, temperature and package type.
Delay from OE to Driver Off
Delay from OE to Driver on
Delta I
Power Supply Current
Dynamic Power Supply
Current
Total Power Supply
Current
Jitter, Deterministic
Maximum frequency
V
Maximum frequency
V
Maximum frequency
V
Minimum pulse
V
Minimum pulse
V
PHL
DD
DD
DD
DD
DD
– t
Description
Description
CC
= 3.3V
= 3.3 V
= 2.5 V
= 3.3 V
= 2.5 V
PLH
Quiescent
)
50% duty cycle tW(50–50)
The “point to point load circuit”
|Output Jitter – Input Jitter|
50% duty cycle tW(50–50)
Standard Load Circuit.
50% duty cycle tW(50–50)
The “point to point load circuit”
20% duty cycle tW(20–80)
The “point to point load circuit”
V
The “point to point load circuit”
V
The “point to point load circuit”
V
V
The “point to point load circuit”
V
V
@ 3.3V V
(I
Max. and V
V
Input toggling 50% Duty Cycle,
Outputs Open
V
Input toggling 50% Duty Cycle,
Outputs Open fL = 40 MHz
(See Figure 1)
IN
IN
IN
OUT
IN
OUT
DD
DD
DD
= 3.0V/0.0V V
= 2.4V/0.0V V
= 3.0V/0.0V F = 100 MHz
= 2.4V/0.0V F = 100 MHz
= Max.
@ V
= Max.
= 2.0V/0.8V
= 1.7V/0.7V
Description
DD
DD
IN
= Max. and V
= 3.3V ± 5%, T
= V
DD
Test Conditions
OUT
OUT
Test Conditions
– 0.6V)
= 2.3V/0.4V
= 1.7V/0.7V
IN
A
= V
= –40 C to +85°C (See Figure 6)
DD
) – (I
fL= fMAX
OE# = V
fL=100 MHz
OE# = GND
DD
See Figure 8
See Figure 6
See Figure 8
See Figure 8
See Figure 3
See Figure 7
See Figure 2
See Figure 9
See Figure 9
See Figure 12
See Figure 11
See Figure 13
See Figure 10
@ V
DD
DD
=
Min.
Min.
COMLINK™ SERIES
2
1
Min.
1.5
1.5
Typ.
Typ
Typ.
CY2CC1810
0.8
0.8
3
3
4
3
Max.
0.63
50
25
Max
160
200
200
100
20
Max.
3.9
3.9
0.2
0.2
0.3
4.0
4.0
Page 3 of 8
Unit
MHz
MHz
MHz
Unit
mA/
mA
uA
ns
ps
V/nS
V/nS
Unit
nS
nS
nS
nS
nS
nS
nS
nS
nS