74AHC00D NXP Semiconductors, 74AHC00D Datasheet - Page 6
![Gates (AND / NAND / OR / NOR) QUAD 2-INPUT NAND GATE](/photos/15/59/155966/soic14_sml.jpg)
74AHC00D
Manufacturer Part Number
74AHC00D
Description
Gates (AND / NAND / OR / NOR) QUAD 2-INPUT NAND GATE
Manufacturer
NXP Semiconductors
Datasheet
1.74AHC00PW118.pdf
(14 pages)
Specifications of 74AHC00D
Product
NAND
Logic Family
AHC
Number Of Gates
Quad
Number Of Lines (input / Output)
2 / 1
High Level Output Current
- 8 mA
Low Level Output Current
8 mA
Propagation Delay Time
3.2 ns
Supply Voltage (max)
5.5 V
Supply Voltage (min)
2 V
Maximum Operating Temperature
+ 125 C
Mounting Style
SMD/SMT
Package / Case
SOT-108
Minimum Operating Temperature
- 40 C
Lead Free Status / Rohs Status
Details
Other names
74AHC00D,112
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
74AHC00D
Manufacturer:
ROHM
Quantity:
2 213
Company:
Part Number:
74AHC00D
Manufacturer:
NXP
Quantity:
13 966
Part Number:
74AHC00D
Manufacturer:
NXP
Quantity:
20 000
Company:
Part Number:
74AHC00D/S490
Manufacturer:
PHILIPS
Quantity:
3 580
NXP Semiconductors
Table 6.
At recommended operating conditions; voltages are referenced to GND (ground = 0 V).
10. Dynamic characteristics
Table 7.
Voltages are referenced to GND (ground = 0 V); for test circuit see
[1]
[2]
[3]
74AHC_AHCT00_4
Product data sheet
Symbol Parameter
I
C
Symbol
74AHC00
t
C
74AHCT00
t
C
CC
pd
pd
I
I
PD
PD
CC
Typical values are measured at nominal supply voltage (V
t
C
P
f
f
C
V
N = number of inputs switching;
pd
i
o
(C
D
CC
PD
= input frequency in MHz;
L
= output frequency in MHz;
is the same as t
= output load capacitance in pF;
= C
L
is used to determine the dynamic power dissipation (P
= supply voltage in V;
supply current
additional supply
current
input capacitance V
PD
V
Parameter
propagation
delay
power
dissipation
capacitance
propagation
delay
power
dissipation
capacitance
Static characteristics
Dynamic characteristics
CC
2
V
CC
f
o
2
) = sum of the outputs.
PLH
f
i
N + (C
and t
Conditions
nA, nB to nY; see
C
V
nA, nB to nY; see
C
V
I
I
L
L
V
V
V
= GND to V
= GND to V
Conditions
V
V
per input pin;
V
other pins at V
I
PHL
= 50 pF; f
= 50 pF; f
O
CC
CC
CC
I
CC
I
I
C
C
C
C
C
C
L
= V
= V
= 0 A; V
= V
.
L
L
L
L
L
L
= 3.0 V to 3.6 V
= 4.5 V to 5.5 V
= 4.5 V to 5.5 V
= 5.5 V
= 15 pF
= 50 pF
= 15 pF
= 50 pF
= 15 pF
= 50 pF
V
…continued
CC
CC
CC
CC
2
or GND; I
or GND
i
i
CC
2.1 V;
= 1 MHz;
= 1 MHz;
CC
CC
f
o
) where:
= 4.5 V to 5.5 V
CC
Figure 6
Figure 6
or GND;
O
= 0 A;
Rev. 04 — 28 April 2008
CC
[2]
[3]
[2]
[3]
D
= 3.3 V and V
in W).
Min Typ
Min
-
-
-
-
-
-
-
-
-
-
-
25 C
25 C
Figure
4.5
6.0
3.2
4.5
7.0
3.3
4.5
7.0
Typ Max
3.0
-
-
[1]
CC
1.35
= 5.0 V).
Max
11.4
7.
74AHC00; 74AHCT00
2.0
7.9
5.5
7.5
6.9
7.9
10
-
-
40 C to +85 C
40 C to +85 C
Min
Min
1.0
1.0
1.0
1.0
1.0
1.0
-
-
-
-
-
Max
13.0
Max
9.5
6.5
8.5
8.0
9.0
1.5
20
10
-
-
Quad 2-input NAND gate
40 C to +125 C Unit
40 C to +125 C Unit
Min
Min
1.0
1.0
1.0
1.0
1.0
1.0
-
-
-
-
-
© NXP B.V. 2008. All rights reserved.
Max
10.0
14.5
10.0
Max
7.0
9.5
9.0
1.5
40
10
-
-
6 of 14
ns
ns
ns
ns
pF
ns
ns
pF
mA
pF
A