SST39VF400A-70-4C-EK Microchip Technology, SST39VF400A-70-4C-EK Datasheet - Page 3
![Flash 256K X 16 70ns](/photos/16/11/161148/sst39vf400a_sml.jpg)
SST39VF400A-70-4C-EK
Manufacturer Part Number
SST39VF400A-70-4C-EK
Description
Flash 256K X 16 70ns
Manufacturer
Microchip Technology
Datasheet
1.SST39VF200A-70-4C-EKE.pdf
(31 pages)
Specifications of SST39VF400A-70-4C-EK
Data Bus Width
16 bit
Memory Type
NOR
Memory Size
4 Mbit
Architecture
Sectored
Interface Type
CFI
Access Time
70 ns
Supply Voltage (max)
3.6 V
Supply Voltage (min)
2.7 V
Maximum Operating Current
30 mA
Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Package / Case
TSOP-48
Organization
256 KB x 16
Lead Free Status / Rohs Status
No RoHS Version Available
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
SST39VF400A-70-4C-EK
Manufacturer:
AMIC
Quantity:
140
Part Number:
SST39VF400A-70-4C-EK
Manufacturer:
SST
Quantity:
20 000
Company:
Part Number:
SST39VF400A-70-4C-EKE
Manufacturer:
SST
Quantity:
5 520
Company:
Part Number:
SST39VF400A-70-4C-EKE
Manufacturer:
SST
Quantity:
80
Part Number:
SST39VF400A-70-4C-EKE
Manufacturer:
SST
Quantity:
20 000
2 Mbit / 4 Mbit / 8 Mbit Multi-Purpose Flash
SST39LF200A / SST39LF400A / SST39LF800A
SST39VF200A / SST39VF400A / SST39VF800A
The actual completion of the nonvolatile write is asynchro-
nous with the system; therefore, either a Data# Polling or
Toggle Bit read may be simultaneous with the completion
of the write cycle. If this occurs, the system may possibly
get an erroneous result, i.e., valid data may appear to con-
flict with either DQ
rejection, if an erroneous result occurs, the software routine
should include a loop to read the accessed location an
additional two (2) times. If both reads are valid, then the
device has completed the write cycle, otherwise the rejec-
tion is valid.
Data# Polling (DQ
When the SST39LF200A/400A/800A and SST39VF200A/
400A/800A are in the internal Program operation, any
attempt to read DQ
true data. Once the Program operation is completed, DQ
will produce true data. Note that even though DQ
have valid data immediately following the completion of an
internal Write operation, the remaining data outputs may
still be invalid: valid data on the entire data bus will appear
in subsequent successive Read cycles after an interval of
1 µs. During internal Erase operation, any attempt to read
DQ
is completed, DQ
valid after the rising edge of fourth WE# (or CE#) pulse for
Program operation. For Sector-, Block- or Chip-Erase, the
Data# Polling is valid after the rising edge of sixth WE# (or
CE#) pulse. See Figure 8 for Data# Polling timing diagram
and Figure 19 for a flowchart.
Toggle Bit (DQ
During the internal Program or Erase operation, any con-
secutive attempts to read DQ
and 0s, i.e., toggling between 1 and 0. When the internal
Program or Erase operation is completed, the DQ
stop toggling. The device is then ready for the next opera-
tion. The Toggle Bit is valid after the rising edge of fourth
WE# (or CE#) pulse for Program operation. For Sector-,
Block- or Chip-Erase, the Toggle Bit is valid after the rising
edge of sixth WE# (or CE#) pulse. See Figure 9 for Toggle
Bit timing diagram and Figure 19 for a flowchart.
©2010 Silicon Storage Technology, Inc.
7
will produce a ‘0’. Once the internal Erase operation
7
7
will produce a ‘1’. The Data# Polling is
7
6
or DQ
)
will produce the complement of the
7
)
6
. In order to prevent spurious
6
will produce alternating 1s
6
7
bit will
may
7
3
Data Protection
The SST39LF200A/400A/800A and SST39VF200A/400A/
800A provide both hardware and software features to pro-
tect nonvolatile data from inadvertent writes.
Hardware Data Protection
Noise/Glitch Protection: A WE# or CE# pulse of less than
5 ns will not initiate a write cycle.
V
inhibited when V
Write Inhibit Mode: Forcing OE# low, CE# high, or WE#
high will inhibit the Write operation. This prevents inadvert-
ent writes during power-up or power-down.
Software Data Protection (SDP)
The SST39LF200A/400A/800A and SST39VF200A/400A/
800A provide the JEDEC approved Software Data Protec-
tion scheme for all data alteration operations, i.e., Program
and Erase. Any Program operation requires the inclusion of
the three-byte sequence. The three-byte load sequence is
used to initiate the Program operation, providing optimal
protection from inadvertent Write operations, e.g., during
the system power-up or power-down. Any Erase operation
requires the inclusion of six-byte sequence. This group of
devices are shipped with the Software Data Protection per-
manently enabled. See Table 4 for the specific software
command codes. During SDP command sequence, invalid
commands will abort the device to Read mode within TRC.
The contents of DQ
value, during any SDP command sequence.
Common Flash Memory Interface (CFI)
The SST39LF200A/400A/800A and SST39VF200A/400A/
800A also contain the CFI information to describe the char-
acteristics of the device. In order to enter the CFI Query
mode, the system must write three-byte sequence, same
as Software ID Entry command with 98H (CFI Query com-
mand) to address 5555H in the last byte sequence. Once
the device enters the CFI Query mode, the system can
read CFI data at the addresses given in Tables 5 through 9.
The system must write the CFI Exit command to return to
Read mode from the CFI Query mode.
DD
Power Up/Down Detection: The Write operation is
DD
is less than 1.5V.
15
-DQ
8
can be V
IL
or V
S71117-13-000
IH
, but no other
Data Sheet
11/10