DM74LS126AM Fairchild Semiconductor, DM74LS126AM Datasheet

Buffers & Line Drivers Quad 3-STATE Buffer

DM74LS126AM

Manufacturer Part Number
DM74LS126AM
Description
Buffers & Line Drivers Quad 3-STATE Buffer
Manufacturer
Fairchild Semiconductor
Datasheet

Specifications of DM74LS126AM

Logic Family
LS
Logic Type
Bipolar
Number Of Channels Per Chip
4
Polarity
Non-Inverting
Supply Voltage (max)
5.25 V
Supply Voltage (min)
4.75 V
Maximum Operating Temperature
+ 70 C
Mounting Style
SMD/SMT
Package / Case
SOIC-14
High Level Output Current
- 2.6 mA
Low Level Output Current
24 mA
Minimum Operating Temperature
0 C
Number Of Lines (input / Output)
4 / 3
Output Type
3-State
Propagation Delay Time
22 ns at 5 V
Lead Free Status / Rohs Status
No

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
DM74LS126AMX
Manufacturer:
INTERSIL
Quantity:
2 000
© 2000 Fairchild Semiconductor Corporation
DM74LS126AM
DM74LS126AN
DM74LS126A
Quad 3-STATE Buffer
General Description
This device contains four independent gates each of which
performs a non-inverting buffer function. The outputs have
the 3-STATE feature. When enabled, the outputs exhibit
the low impedance characteristics of a standard LS output
with additional drive capability to permit the driving of bus
lines without external resistors. When disabled, both the
output transistors are turned OFF presenting a high-imped-
ance state to the bus line. Thus the output will act neither
as a significant load nor as a driver. To minimize the possi-
bility that two outputs will attempt to take a common bus to
opposite logic levels, the disable time is shorter than the
enable time of the outputs.
Ordering Code:
Devices also available in Tape and Reel. Specify by appending the suffix letter “X” to the ordering code.
Connection Diagram
Order Number
Package Number
M14A
N14A
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow
14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide
DS006388
Function Table
H
L
X
Hi-Z
LOW Logic Level
Either LOW or HIGH Logic Level
HIGH Logic Level
3-STATE (Outputs are disabled)
Package Description
A
H
X
L
Inputs
Y
C
H
H
L
A
August 1986
Revised March 2000
www.fairchildsemi.com
Output
Hi-Z
Y
H
L

Related parts for DM74LS126AM

DM74LS126AM Summary of contents

Page 1

... Ordering Code: Order Number Package Number DM74LS126AM M14A 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow DM74LS126AN N14A 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Devices also available in Tape and Reel. Specify by appending the suffix letter “ ...

Page 2

Absolute Maximum Ratings Supply Voltage Input Voltage Operating Free Air Temperature Range Storage Temperature Range Recommended Operating Conditions Symbol Parameter V Supply Voltage CC V HIGH Level Input Voltage IH V LOW Level Input Voltage IL I HIGH Level Output ...

Page 3

Physical Dimensions inches (millimeters) unless otherwise noted 14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150 Narrow Package Number M14A 3 www.fairchildsemi.com ...

Page 4

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right ...

Related keywords