74LVCH32244AEC NXP Semiconductors, 74LVCH32244AEC Datasheet - Page 10
![Buffers & Line Drivers 32-BIT 5V TOL I/O BUFFER 3-S](/photos/16/4/160465/to3_sml.jpg)
74LVCH32244AEC
Manufacturer Part Number
74LVCH32244AEC
Description
Buffers & Line Drivers 32-BIT 5V TOL I/O BUFFER 3-S
Manufacturer
NXP Semiconductors
Datasheet
1.74LVCH32244AEC.pdf
(14 pages)
Specifications of 74LVCH32244AEC
Logic Family
LVC
Logic Type
CMOS
Number Of Channels Per Chip
32
Polarity
Non-Inverting
Supply Voltage (max)
3.6 V
Supply Voltage (min)
1.2 V
Maximum Operating Temperature
+ 85 C
Mounting Style
SMD/SMT
Package / Case
SOT-536-96
High Level Output Current
- 24 mA
Low Level Output Current
24 mA
Minimum Operating Temperature
- 40 C
Number Of Lines (input / Output)
32 / 32
Output Type
3-State
Propagation Delay Time
11 ns at 1.2 V
Lead Free Status / Rohs Status
Details
Other names
74LVCH32244AEC,557
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
74LVCH32244AEC,518
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
74LVCH32244AEC,551
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
74LVCH32244AEC,557
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
74LVCH32244AEC/G,5
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Company:
Part Number:
74LVCH32244AEC/G:5
Manufacturer:
NXP Semiconductors
Quantity:
10 000
Philips Semiconductors
AC WAVEFORMS
2004 May 13
handbook, full pagewidth
32-bit buffer/line driver; 5 V input/output
tolerant; 3-state
V
V
V
V
V
V
V
V
V
V
M
M
OL
M
M
X
X
Y
Y
OL
= V
= V
= V
= V
= 1.5 V at V
= 0.5
= 1.5 V at V
= 0.5
and V
and V
OL
OL
OH
OH
+ 0.3 V at V
+ 0.1 V at V
OH
OH
V
V
0.3 V at V
0.1 V at V
CC
CC
are typical output voltage drop that occur with the output load.
are typical output voltage drop that occur with the output load.
CC
CC
at V
at V
CC
CC
2.7 V;
2.7 V;
CC
CC
CC
CC
< 2.7 V;
< 2.7 V;
< 2.7 V;
< 2.7 V
2.7 V;
2.7 V;
HIGH-to-OFF
OFF-to-HIGH
LOW-to-OFF
OFF-to-LOW
nOE input
output
output
Fig.4 Input nAn to output nYn propagation delay times.
nYn output
nAn input
GND
GND
V OH
V CC
V OL
V I
Fig.5 3-state enable and disable times.
GND
V
V
OH
OL
V
I
V M
t
enabled
PHL
outputs
t PLZ
t PHZ
V
M
10
V X
V
M
V Y
disabled
outputs
t PZL
t PZH
t
mna474
PLH
V M
V M
outputs
enabled
MNA478
74LVCH32244A
Product specification