MACH435-15JC Lattice, MACH435-15JC Datasheet - Page 10
![no-image](/images/manufacturer_photos/0/3/380/lattice_sml.jpg)
MACH435-15JC
Manufacturer Part Number
MACH435-15JC
Description
CPLD MACH 4 Family 128 Macro Cells 47.6MHz EECMOS Technology 5V 84-Pin PLCC
Manufacturer
Lattice
Datasheet
1.MACH435-15JC.pdf
(30 pages)
Specifications of MACH435-15JC
Package
84PLCC
Family Name
MACH 4
Number Of Macro Cells
128
Maximum Propagation Delay Time
15 ns
Number Of User I/os
64
Number Of Logic Blocks/elements
8
Typical Operating Supply Voltage
5 V
Maximum Operating Frequency
47.6 MHz
Number Of Product Terms Per Macro
20
Re-programmability Support
Yes
Operating Temperature
0 to 70 °C
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MACH435-15JC-18JI
Manufacturer:
Lattice
Quantity:
12 388
Part Number:
MACH435-15JC-20JI
Manufacturer:
AMD
Quantity:
20 000
SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 1)
(continued)
10
Notes:
1. See Switching Test Circuit at the end of this Data Book for test conditions.
2. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified
3. This parameter does not apply to flip-flops in the emulated mode since the feedback path is required for emulation.
Parameter
Symbol
f
where frequency may be affected.
t
t
t
t
MAXIR
t
t
t
t
t
t
t
t
t
WICL
WICH
t
WIGL
PDLL
t
t
IGOL
SLLA
IGSA
SLLS
IGSS
ARW
t
t
t
APW
t
t
ARR
APR
IGO
SIL
HIL
ICS
AR
AP
EA
ER
Parameter Description
Input Register Clock to Output Register Setup
Maximum Input Register Frequency
Input Latch Setup Time
Input Latch Hold Time
Input Latch Gate to Combinatorial Output
Input Latch Gate to Output Through Transparent
Output Latch
Setup Time from Input, I/O, or Feedback Through
Transparent Input Latch to Product Term Output
Latch Gate
Input Latch Gate to Output Latch Setup Using
Product Term Output Latch Gate
Setup Time from Input, I/O, or Feedback Through
Transparent Input Latch to Global Output Latch Gate
Input Latch Gate to Output Latch Setup Using Global
Output Latch Gate
Input Latch Gate Width LOW
Input, I/O, or Feedback to Output Through Transparent
Input and Output Latches
Asynchronous Reset to Registered or Latched Output
Asynchronous Reset Width (Note 1)
Asynchronous Reset Recovery Time (Note 1)
Asynchronous Preset to Registered or Latched Output
Asynchronous Preset Width (Note 1)
Asynchronous Preset Recovery Time (Note 1)
Input, I/O, or Feedback to Output Enable
Input, I/O, or Feedback to Output Disable
Input Register Clock Width
MACH435-12 (Com’l)
T-type
LOW
HIGH
D-type
83.3
Min
10
12
10
12
6
6
9
2
3
4
4
9
9
6
8
2
2
-12
Max
16
18
16
16
16
12
12
MHz
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns