CY37128VP160-83AI Cypress Semiconductor Corp, CY37128VP160-83AI Datasheet - Page 6
![no-image](/images/manufacturer_photos/0/1/179/cypress_semiconductor_corp_sml.jpg)
CY37128VP160-83AI
Manufacturer Part Number
CY37128VP160-83AI
Description
CPLD Ultra37000 Family 3.8K Gates 128 Macro Cells 83MHz CMOS Technology 3.3V 160-Pin TQFP
Manufacturer
Cypress Semiconductor Corp
Datasheet
1.CY37064VP44-100JC.pdf
(63 pages)
Specifications of CY37128VP160-83AI
Package
160TQFP
Family Name
Ultra37000
Device System Gates
3800
Number Of Macro Cells
128
Maximum Propagation Delay Time
15 ns
Number Of User I/os
133
Number Of Logic Blocks/elements
8
Typical Operating Supply Voltage
3.3 V
Maximum Operating Frequency
83 MHz
Number Of Product Terms Per Macro
16
Memory Type
EEPROM
Re-programmability Support
Yes
Operating Temperature
-40 to 85 °C
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CY37128VP160-83AI
Manufacturer:
CYPRESS
Quantity:
275
Document #: 38-03007 Rev. *B
f
FROM PTM
PRODUCT
FROM PTM
PRODUCT
TERMS
TERMS
0 16
0 16
ASYNCHRONOUS
BLOCK RESET
ASYNCHRONOUS
BLOCK PRESET
POLARITY MUXES
FROM CLOCK
4 SYNCHRONOUS CLOCKS (CLK0,CLK1,CLK2,CLK3)
1 ASYNCHRONOUS CLOCK(PTCLK)
4
4
0
2
3
0
2
3
C0 C1 C24
1
C0
1
0
1
2
3
C10
C1
INPUT PIN
C11
C24
O
Q
Figure 2. I/O and Buried Macrocells
O
C25
C25
Figure 3. Input Macrocell
0
0
1
1
0
1
1
0
BURIED MACROCELL
0
1
I/O MACROCELL
C7
D/T/L
D
D
LE
O
P
R
FEEDBACK TO PIM
Q
Q
Q
FEEDBACK TO PIM
FEEDBACK TO PIM
D/T/L
DECODE
C2 C3
0
1
P
R
Q
O
DECODE
C2 C3
0
1
D
O
Q
Ultra37000 CPLD Family
0
1
C4
O
0
1
2
3
“0”
“1”
SLOW
C12 C13
FAST
OE0 OE1
O
0
1
2
3
SLEW
C6 C5
C26
TO PIM
O
Page 6 of 63
I/O CELL