PIC16LF1933-I/MV Microchip Technology, PIC16LF1933-I/MV Datasheet
PIC16LF1933-I/MV
Specifications of PIC16LF1933-I/MV
Available stocks
Related parts for PIC16LF1933-I/MV
PIC16LF1933-I/MV Summary of contents
Page 1
... LCD Driver and nanoWatt XLP Technology 2011 Microchip Technology Inc. PIC16(L)F1933 Data Sheet 28-Pin Flash-Based, 8-Bit CMOS Microcontrollers with Preliminary DS41575A ...
Page 2
... PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries. SQTP is a service mark of Microchip Technology Incorporated in the U.S.A. All other trademarks mentioned herein are property of their respective companies. ...
Page 3
... PIC16(L)F1933 PIC16LF1933 Low-Power Features: • Standby Current 1.8V, typical • Operating Current: - 7.0 kHz, 1.8V, typical (PIC16LF1933) - 150 MHz, 1.8V, typical (PIC16LF1933) • Timer1 Oscillator Current: - 600 kHz, 1.8V, typical • Low-Power Watchdog Timer Current: - 500 nA @ 1.8V, typical (PIC16LF1933) Peripheral Features: • ...
Page 4
... DAC with positive and negative reference selection PIC16(L)F193X Family Types PIC16F1933 4096 256 256 PIC16LF1933 COM3 and SEG15 share the same physical pin, therefore, SEG15 is not available when using 1/4 multiplex displays. Note 1: DS41575A-page ...
Page 5
... SEG2/CLKIN/OSC1/RA7 CAP (2) SEG1/V /CLKOUT/OSC2/RA6 (1) P2B /T1CKI/T1OSO/RC0 (1) (1) P2A /CCP2 /T1OSI/RC1 SEG3/P1A/CCP1/RC2 SEG6/SCL/SCK/RC3 Pin function is selectable via the APFCON register. Note 1: PIC16F1933 devices only. 2: 2011 Microchip Technology Inc. PIC16F1933, PIC16LF1933) ( RB7/ICSPDAT/ICDDAT/SEG13 28 1 RB6/ICSPCLK/ICDCLK/SEG14 27 2 RB5/AN13/CPS5/P2B RB4/AN11/CPS4/P1D/COM0 4 RB3/AN9/C12IN2-/CPS3/CCP2 RB2/AN8/CPS2/P1B/VLCD2 6 RB1/AN10/C12IN3-/CPS1/P1C/VLCD1 ...
Page 6
... REF SEG15/COM3/V +/C1IN+/AN3/RA3 REF SEG4/CCP5/SRQ/T0CKI/CPS6/C1OUT/RA4 (1) (2) (1) (1) SEG5 /V /SS /SRNQ/CPS7/C2OUT /AN4/RA5 CAP SEG2/CLKIN/OSC1/RA7 (2) SEG1/V /CLKOUT/OSC2/RA6 CAP Pin function is selectable via the APFCON register. Note 1: PIC16F1933 devices only. 2: DS41575A-page 6 PIC16F1933, PIC16LF1933 PIC16F1933 4 18 PIC16LF1933 RC7/RX/DT/P3B/SEG8 15 Preliminary (1) (1) RB3/AN9/C12IN2-/CPS3/CCP2 ...
Page 7
... TABLE 1: 28-PIN SUMMARY (PIC16F1933, PIC16LF1933) RA0 AN0 — C12IN0-/ C2OUT RA1 AN1 — C12IN1- RA2 AN2/ — C2IN DACOUT REF RA3 AN3/ — C1IN REF RA4 — CPS6 C1OUT RA5 AN4 CPS7 C2OUT RA6 10 7 — — — RA7 9 6 — ...
Page 8
... Appendix A: Data Sheet Revision History.......................................................................................................................................... 417 ® Appendix B: Migrating From Other PIC Devices.............................................................................................................................. 417 Index .................................................................................................................................................................................................. 419 The Microchip Web Site ..................................................................................................................................................................... 427 Customer Change Notification Service .............................................................................................................................................. 427 Customer Support .............................................................................................................................................................................. 427 Reader Response .............................................................................................................................................................................. 428 Product Identification System............................................................................................................................................................. 429 DS41575A-page 8 Preliminary 2011 Microchip Technology Inc. ...
Page 9
... When contacting a sales office, please specify which device, revision of silicon and data sheet (include literature number) you are using. Customer Notification System Register on our web site at www.microchip.com 2011 Microchip Technology Inc. PIC16(L)F1933 to receive the most current information on all of our products. Preliminary DS41575A-page 9 ...
Page 10
... PIC16(L)F1933 NOTES: DS41575A-page 10 Preliminary 2011 Microchip Technology Inc. ...
Page 11
... Capture/Compare/PWM Modules ECCP1 ECCP2 ECCP3 CCP4 CCP5 Comparators C1 C2 Master Synchronous Serial Ports MSSP1 Timers Timer0 Timer1 Timer2 Timer4 Timer6 2011 Microchip Technology Inc. of the ● ● ● ● ● ● ● ● ● ● ● ● ● ● ● ...
Page 12
... LCD ECCP1 ECCP2 See applicable chapters for more information on peripherals. Note 1: DS41575A-page 12 Program Flash Memory CPU Figure 2-1 Timer1 Timer2 Timer4 Timer6 MSSP ECCP3 CCP4 CCP5 Preliminary EEPROM RAM PORTA PORTB PORTC PORTD PORTE Comparators EUSART 2011 Microchip Technology Inc. ...
Page 13
... Legend Analog input or output CMOS = CMOS compatible input or output TTL = TTL compatible input High Voltage XTAL = Crystal Pin function is selectable via the APFCON register. Note 1: PIC16F1933 devices only. 2: 2011 Microchip Technology Inc. Input Output Type Type TTL CMOS General purpose I/O. AN — ...
Page 14
... Individually enabled pull-up. AN — A/D Channel 11 input. AN — Capacitive sensing input 4. — CMOS PWM output. — AN LCD Analog output. = Schmitt Trigger input with CMOS levels I Preliminary Description OD = Open Drain 2 2 C™ = Schmitt Trigger input with I C levels 2011 Microchip Technology Inc. ...
Page 15
... Legend Analog input or output CMOS = CMOS compatible input or output TTL = TTL compatible input High Voltage XTAL = Crystal Pin function is selectable via the APFCON register. Note 1: PIC16F1933 devices only. 2: 2011 Microchip Technology Inc. PIC16(L)F1933 Input Output Type Type TTL CMOS General purpose I/O. Individually controlled interrupt-on-change. Individually enabled pull-up. ...
Page 16
... General purpose input. ST — Master Clear with internal pull-up. HV — Programming voltage. Power — Positive supply. Power — Ground reference. = Schmitt Trigger input with CMOS levels I Preliminary Description OD = Open Drain 2 2 C™ = Schmitt Trigger input with I C levels 2011 Microchip Technology Inc. ...
Page 17
... Section 3.5 “Indirect Addressing” 2.4 Instruction Set There are 49 instructions for the enhanced mid-range CPU to support the features of the CPU. See Section 29.0 “Instruction Set Summary” details. 2011 Microchip Technology Inc. PIC16(L)F1933 Saving”, for more for more Preliminary DS41575A-page 17 ...
Page 18
... Power-up Timer Oscillator Start-up Timer ALU ALU ALU Power- Reset Watchdog W reg Timer Brown-out Reset Preliminary RAM Addr 9 Indirect Addr 12 FSR0 Reg FSR reg FSR reg STATUS Reg STATUS reg STATUS reg MUX MUX MUX 2011 Microchip Technology Inc. ...
Page 19
... Program Memory Control”. TABLE 3-1: DEVICE SIZES AND ADDRESSES Device PIC16(L)F1933 2011 Microchip Technology Inc. The following features are associated with access and control of program memory and data memory: • PCL and PCLATH • Stack • Indirect Addressing 3.1 ...
Page 20
... If your code must remain portable with previous generations of microcontrollers, then the BRW instruction is not available so the older table read method must be used. 7FFFh Preliminary Example 3-1. RETLW INSTRUCTION ;Add Index ;program counter to ;select data ;Index0 data ;Index1 data DATA_INDEX 2011 Microchip Technology Inc. ...
Page 21
... File Select Registers (FSR). See Section 3.5 for more information. Addressing” 2011 Microchip Technology Inc. PIC16(L)F1933 3.2.1 CORE REGISTERS The core registers contain the registers that directly affect the basic operation of the PIC16(L)F1933. These registers are listed below: • ...
Page 22
... Digit Borrow out bits, respectively, in subtraction. R-1/q R-1/q R/W-0 Unimplemented bit, read as ‘0’ -n/n = Value at POR and BOR/Value at all other Resets q = Value depends on condition (ADDWF, ADDLW, SUBLW, SUBWF instructions) Preliminary Section 29.0 Summary”). R/W-0/u R/W-0/u (1) ( bit 0 (1) (1) 2011 Microchip Technology Inc. ...
Page 23
... Microchip Technology Inc. 3.2.5 DEVICE MEMORY MAPS The memory maps for the device family are as shown in Table 3-2. TABLE 3-2: Device PIC16F1933 PIC16LF1933 Section 3.5.2 Preliminary PIC16(L)F1933 MEMORY MAP TABLES Banks Table No. 0-7 Table 3-3 8-15 Table 3-4,Table 3-7 ...
Page 24
TABLE 3-3: PIC16(L)F1933 MEMORY MAP, BANKS 0-7 BANK 0 BANK 1 000h INDF0 080h INDF0 100h 001h INDF1 081h INDF1 101h 002h PCL 082h PCL 102h 003h STATUS 083h STATUS 103h 004h FSR0L 084h FSR0L 104h 005h FSR0H 085h FSR0H ...
Page 25
TABLE 3-4: PIC16(L)F1933 MEMORY MAP, BANKS 8-15 BANK 8 BANK 9 INDF0 INDF0 400h 480h 500h INDF1 INDF1 401h 481h 501h PCL PCL 402h 482h 502h STATUS STATUS 403h 483h 503h FSR0L FSR0L 404h 484h 504h FSR0H FSR0H 405h 485h ...
Page 26
TABLE 3-5: PIC16(L)F1933 MEMORY MAP, BANKS 16-23 BANK 16 BANK 17 800h INDF0 880h INDF0 900h 801h INDF1 881h INDF1 901h 802h PCL 882h PCL 902h 803h STATUS 883h STATUS 903h 804h FSR0L 884h FSR0L 904h 805h FSR0H 885h FSR0H ...
Page 27
TABLE 3-6: PIC16(L)F1933 MEMORY MAP, BANKS 24-31 BANK 24 BANK 25 C00h INDF0 C80h INDF0 D00h C01h INDF1 C81h INDF1 D01h C02h PCL C82h PCL D02h C03h STATUS C83h STATUS D03h C04h FSR0L C84h FSR0L D04h C05h FSR0H C85h FSR0H ...
Page 28
... FECh FEDh STKPTR FEEh TOSL FEFh TOSH = Unimplemented data memory locations, read Legend: as ‘0’. 3.2.6 SPECIAL FUNCTION REGISTERS SUMMARY The Special Function Register Summary for the device family are as follows: Device PIC16(L)F1933 Preliminary 2011 Microchip Technology Inc. Bank(s) Page No ...
Page 29
... The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are transferred Note 1: to the upper byte of the program counter. These registers can be addressed from any bank. 2: Unimplemented, read as ‘1’. 3: 2011 Microchip Technology Inc. PIC16(L)F1933 Bit 5 Bit 4 Bit 3 Bit 2 — TO ...
Page 30
... SCS<1:0> 0011 1-00 0011 1-00 LFIOFR HFIOFS 00q0 0q0- qqqq qq0- xxxx xxxx uuuu uuuu xxxx xxxx uuuu uuuu GO/DONE ADON -000 0000 -000 0000 ADPREF1 ADPREF0 0000 -000 0000 -000 — — 2011 Microchip Technology Inc. ...
Page 31
... The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are transferred Note 1: to the upper byte of the program counter. These registers can be addressed from any bank. 2: Unimplemented, read as ‘1’. 3: 2011 Microchip Technology Inc. PIC16(L)F1933 Bit 5 Bit 4 Bit 3 Bit 2 — TO ...
Page 32
... OERR RX9D 0000 000x 0000 000x TRMT TX9D 0000 0010 0000 0010 WUE ABDEN 01-0 0-00 01-0 0-00 2011 Microchip Technology Inc. ...
Page 33
... The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are transferred Note 1: to the upper byte of the program counter. These registers can be addressed from any bank. 2: Unimplemented, read as ‘1’. 3: 2011 Microchip Technology Inc. PIC16(L)F1933 Bit 5 Bit 4 Bit 3 Bit 2 — TO ...
Page 34
... PSS2BD<1:0> 0000 0000 0000 0000 STR2B STR2A ---0 0001 ---0 0001 C1TSEL1 C1TSEL0 0000 0000 0000 0000 C5TSEL<1:0> ---- --00 ---- --00 2011 Microchip Technology Inc. ...
Page 35
... The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are transferred Note 1: to the upper byte of the program counter. These registers can be addressed from any bank. 2: Unimplemented, read as ‘1’. 3: 2011 Microchip Technology Inc. Bit 5 Bit 4 Bit 3 Bit 2 — — ...
Page 36
... IOCBP1 IOCBP0 0000 0000 0000 0000 IOCBN1 IOCBN0 0000 0000 0000 0000 IOCBF1 IOCBF0 0000 0000 0000 0000 — — — — — — — — — — — — — — — — — — 2011 Microchip Technology Inc. ...
Page 37
... The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are transferred Note 1: to the upper byte of the program counter. These registers can be addressed from any bank. 2: Unimplemented, read as ‘1’. 3: 2011 Microchip Technology Inc. PIC16(L)F1933 Bit 5 Bit 4 Bit 3 Bit 2 — TO ...
Page 38
... INTF IOCIF 0000 0000 0000 0000 — — 2011 Microchip Technology Inc. ...
Page 39
... The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are transferred Note 1: to the upper byte of the program counter. These registers can be addressed from any bank. 2: Unimplemented, read as ‘1’. 3: 2011 Microchip Technology Inc. PIC16(L)F1933 Bit 5 Bit 4 Bit 3 Bit 2 — TO ...
Page 40
... INTF IOCIF 0000 0000 0000 0000 — — 2011 Microchip Technology Inc. ...
Page 41
... The upper byte of the program counter is not directly accessible. PCLATH is a holding register for the PC<14:8>, whose contents are transferred Note 1: to the upper byte of the program counter. These registers can be addressed from any bank. 2: Unimplemented, read as ‘1’. 3: 2011 Microchip Technology Inc. PIC16(L)F1933 Bit 5 Bit 4 Bit 3 Bit 2 — TO ...
Page 42
... If using BRW, load the W register with the desired unsigned address and execute BRW. The entire PC will 0 be loaded with the address BRW If using BRA, the entire PC will be loaded with the signed value of the operand of the BRA instruction. 0 BRA Preliminary 2011 Microchip Technology Inc. ...
Page 43
... RETFIE instructions or the vectoring to an interrupt address. FIGURE 3-4: ACCESSING THE STACK EXAMPLE 1 TOSH:TOSL TOSH:TOSL 2011 Microchip Technology Inc. PIC16(L)F1933 3.4.1 ACCESSING THE STACK The stack is available through the TOSH, TOSL and STKPTR registers. STKPTR is the current value of the Stack Pointer. TOSH:TOSL register pair points to the TOP of the stack ...
Page 44
... Program Counter and pop the stack. 0x09 0x08 0x07 STKPTR = 0x06 0x06 Return Address 0x05 Return Address 0x04 Return Address 0x03 Return Address 0x02 Return Address 0x01 Return Address 0x00 Return Address Preliminary 2011 Microchip Technology Inc. ...
Page 45
... The FSR registers form a 16-bit address that allows an addressing space with 65536 locations. These locations are divided into three memory regions: • Traditional Data Memory • Linear Data Memory • Program Flash Memory 2011 Microchip Technology Inc. PIC16(L)F1933 0x0F Return Address 0x0E Return Address ...
Page 46
... Not all memory regions are completely implemented. Consult device memory tables for memory limits. Note: DS41575A-page 46 0x0000 0x0000 Traditional Data Memory 0x0FFF 0x0FFF 0x1000 Reserved 0x1FFF 0x2000 Linear Data Memory 0x29AF 0x29B0 Reserved 0x7FFF 0x8000 0x0000 Program Flash Memory 0xFFFF 0x7FFF Preliminary 2011 Microchip Technology Inc. ...
Page 47
... FIGURE 3-9: TRADITIONAL DATA MEMORY MAP Direct Addressing From Opcode 4 BSR 6 0 Location Select Bank Select 0000 0x00 0x7F Bank 0 Bank 1 Bank 2 2011 Microchip Technology Inc. PIC16(L)F1933 Indirect Addressing 0 7 FSRxH Bank Select 0001 0010 1111 Bank 31 Preliminary ...
Page 48
... FIGURE 3-11: 7 FSRnH 0 1 Location Select 0x020 Bank 0 0x06F 0x0A0 Bank 1 0x0EF 0x120 Bank 2 0x16F 0xF20 Bank 30 0xF6F Preliminary the FSR/INDF interface. All PROGRAM FLASH MEMORY MAP FSRnL 0x8000 0x0000 Program Flash Memory (low 8 bits) 0x7FFF 0xFFFF 2011 Microchip Technology Inc. ...
Page 49
... Configuration Word 2 at 8008h. The DEBUG bit in Configuration Word 2 is Note: managed automatically development tools including debuggers and programmers. For normal device operation, this bit should be maintained as a ‘1’. 2011 Microchip Technology Inc. by device Preliminary PIC16(L)F1933 DS41575A-page 49 ...
Page 50
... Value when blank or after Bulk Erase (1) (2) (3) Pin Function Select bit pin function is MCLR; Weak pull-up enabled. pin function is digital input; MCLR internally disabled; Weak pull-up under control of WPUE3 (1) Preliminary R/P-1/1 R/P-1/1 CPD CP bit 7 R/P-1/1 R/P-1/1 FOSC1 FOSC0 bit 0 2011 Microchip Technology Inc. ...
Page 51
... Enabling Brown-out Reset does not automatically enable Power-up Timer. Note 1: The entire data EEPROM will be erased when the code protection is turned off during an erase. 2: The entire program memory will be erased when the code protection is turned off. 3: 2011 Microchip Technology Inc. PIC16(L)F1933 Preliminary DS41575A-page 51 ...
Page 52
... BORV STVREN R/P-1/1 U-1 U-1 (2) — — Unimplemented bit, read as ‘1’ Value when blank or after Bulk Erase (1) must be used for programming PP (3) (2) pin CAP Preliminary R/P-1/1 U-1 PLLEN — bit 7 R/P-1/1 R/P-1/1 WRT1 WRT0 bit 0 2011 Microchip Technology Inc. ...
Page 53
... See Section 4.5 “Device ID and Revision ID” information on accessing these memory locations. For more information on checksum calculation, see the “PIC16F193X/LF193X/PIC16F194X/LF194X/PIC16LF 190X Memory Programming Specification” (DS41397). 2011 Microchip Technology Inc. PIC16(L)F1933 “Write such as for more ...
Page 54
... DEV1 DEV0 bit 6 Legend Readable bit W = Writable bit -n = Value at POR ‘1’ = Bit is set bit 13-5 DEV<8:0>: Device ID bits 100011001 = PIC16F1933 100100001 = PIC16LF1933 bit 4-0 REV<4:0>: Revision ID bits These bits are used to identify the revision. This location cannot be written. Note 1: DS41575A-page 54 ( ...
Page 55
... XT, HS modes) and switch automatically to the internal oscillator. • Oscillator Start-up Timer (OST) ensures stability of crystal oscillator sources 2011 Microchip Technology Inc. PIC16(L)F1933 The oscillator module can be configured in one of eight clock modes. 1. ECL – External Clock Low-Power mode (0 MHz to 0 ...
Page 56
... WDT, PWRT, Fail-Safe Clock Monitor Two-Speed Start-up and other modules Preliminary Sleep CPU and T1OSC Peripherals Clock Control FOSC<2:0> SCS<1:0> Clock Source Option for other modules 2011 Microchip Technology Inc. ...
Page 57
... High power, 4-32 MHz (FOSC = 111) • Medium power, 0.5-4 MHz (FOSC = 110) • Low power, 0-0.5 MHz (FOSC = 101) 2011 Microchip Technology Inc. The Oscillator Start-up Timer (OST) is disabled when EC mode is selected. Therefore, there is no delay in operation after a Power-on Reset (POR) or wake-up from Sleep ...
Page 58
... SPLLEN is ignored. Preliminary CERAMIC RESONATOR OPERATION ( MODE) ® PIC MCU OSC1/CLKIN To Internal Logic R (3) ( Sleep F OSC2/CLKOUT R S (1) ) may be required for S varies with the Oscillator mode F P Oscillator Start-up Timer (OST) Section 5.4 Mode”). 4X PLL 2011 Microchip Technology Inc. ) ...
Page 59
... MS1V-T1K 32.768 kHz Tuning Fork Crystal to a PIC16F690/SS” (DS91097) • AN1288, “Design Practices for Low-Power External Oscillators” (DS01288) 2011 Microchip Technology Inc. 5.2.1.6 The external Resistor-Capacitor (RC) modes support the use of an external RC circuit. This allows the designer maximum flexibility in frequency choice while keeping costs to a minimum when clock accuracy is not required ...
Page 60
... OSCSTAT register indicates when the MFINTOSC is running and can be utilized. Preliminary (Register 5-3). Figure 5-1). One of nine Section 5.2.2.7 “Internal for more information. Internal Oscillator Figure 5-1). One of nine Section 5.2.2.7 “Internal for more information. 2011 Microchip Technology Inc. ...
Page 61
... Watchdog Timer (WDT) • Fail-Safe Clock Monitor (FSCM) The Low Frequency Internal Oscillator Ready bit (LFIOFR) of the OSCSTAT register indicates when the LFINTOSC is running and can be utilized. 2011 Microchip Technology Inc. PIC16(L)F1933 5.2.2.5 Internal Oscillator Frequency Selection The system clock speed can be selected via software using the Internal Oscillator Frequency Select bits 5-3) ...
Page 62
... Clock switching time delays are shown in Start-up delay specifications are located in the oscillator tables in Specifications Chapter. Preliminary 2011 Microchip Technology Inc. Figure 5-7). If this is the Table 5-1. the applicable Electrical ...
Page 63
... IRCF <3:0> System Clock LFINTOSC HFINTOSC/MFINTOSC LFINTOSC Start-up Time HFINTOSC/ MFINTOSC IRCF <3:0> System Clock 2011 Microchip Technology Inc. Start-up Time 2-cycle Sync 0 2-cycle Sync LFINTOSC turns off unless WDT or FSCM is enabled 2-cycle Sync 0 Preliminary ...
Page 64
... The Timer1 Oscillator Ready (T1OSCR) bit of the OSCSTAT register indicates whether the Timer1 oscillator is ready to be used. After the T1OSCR bit is set, the SCS bits can be configured to select the Timer1 oscillator. Start-up or Preliminary Section 21.0 for more 2011 Microchip Technology Inc. ...
Page 65
... LFINTOSC Any clock source Timer1 Oscillator PLL inactive PLL active PLL inactive. Note 1: 2011 Microchip Technology Inc. 5.4.1 TWO-SPEED START-UP MODE CONFIGURATION Two-Speed Start-up mode is configured by the following settings: • IESO (of the Configuration Word Inter- nal/External Switchover bit (Two-Speed Start-up mode enabled). • ...
Page 66
... CHECKING TWO-SPEED CLOCK STATUS Checking the state of the OSTS bit of the OSCSTAT register will confirm if the microcontroller is running from the external clock source, as defined by the FOSC<2:0> bits in the Configuration Word 1, or the internal oscillator Preliminary 2011 Microchip Technology Inc. ...
Page 67
... The internal clock source chosen by the FSCM is determined by the IRCF<3:0> bits of the OSCCON register. This allows the internal oscillator to be configured before a failure occurs. 2011 Microchip Technology Inc. 5.5.3 FAIL-SAFE CONDITION CLEARING The Fail-Safe condition is cleared after a Reset, executing a SLEEP instruction or changing the SCS bits of the OSCCON register ...
Page 68
... Clock Monitor Output (Q) OSCFIF The system clock is normally at a much higher frequency than the sample clock. The relative frequencies in Note: this example have been chosen for clarity. DS41575A-page 68 Oscillator Failure Test Test Preliminary Failure Detected Test 2011 Microchip Technology Inc. ...
Page 69
... SCS<1:0>: System Clock Select bits 1x = Internal oscillator block 01 = Timer1 oscillator 00 = Clock determined by FOSC<2:0> in Configuration Word 1. Duplicate frequency derived from HFINTOSC. Note 1: 2011 Microchip Technology Inc. R/W-1/1 R/W-1/1 IRCF<3:0> Unimplemented bit, read as ‘0’ -n/n = Value at POR and BOR/Value at all other Resets (1) Section 5 ...
Page 70
... HFINTOSC is at least 0.5% accurate 0 = HFINTOSC is not 0.5% accurate DS41575A-page 70 R-0/q R-0/q R-q/q HFIOFR HFIOFL MFIOFR U = Unimplemented bit, read as ‘0’ -n/n = Value at POR and BOR/Value at all other Resets q = Conditional Preliminary R-0/0 R-0/q LFIOFR HFIOFS bit 0 2011 Microchip Technology Inc. ...
Page 71
... Shaded cells are not used by clock sources. Legend: PIC16F1933 only. Note 1: 2011 Microchip Technology Inc. R/W-0/0 R/W-0/0 R/W-0/0 TUN<5:0> Unimplemented bit, read as ‘0’ -n/n = Value at POR and BOR/Value at all other Resets ...
Page 72
... PIC16(L)F1933 NOTES: DS41575A-page 72 Preliminary 2011 Microchip Technology Inc. ...
Page 73
... SIMPLIFIED BLOCK DIAGRAM OF ON-CHIP RESET CIRCUIT Programming Mode Exit RESET Instruction Stack Overflow/Underflow Reset Stack Pointer External Reset MCLRE MCLR Sleep WDT Time-out Power-on Reset V DD Brown-out Reset BOR Enable 2011 Microchip Technology Inc. PIC16(L)F1933 PWRT Zero 64 ms LFINTOSC PWRTEN Preliminary Device Reset DS41575A-page 73 ...
Page 74
... V for a DD BOR , the device BORDC for more information. Device Device Operation upon Operation upon wake- up from release of POR Sleep (1) Waits for BOR ready Waits for BOR ready Begins immediately Begins immediately Begins immediately level. DD 2011 Microchip Technology Inc. ...
Page 75
... If BOREN <1:0> in Configuration Word BOR Enabled 0 = BOR Disabled bit 6-1 Unimplemented: Read as ‘0’ bit 0 BORRDY: Brown-out Reset Circuit Ready Status bit 1 = The Brown-out Reset circuit is active 0 = The Brown-out Reset circuit is inactive 2011 Microchip Technology Inc. PIC16(L)F1933 (1) T PWRT < T PWRT PWRT (1) T ...
Page 76
... Upon bringing MCLR high, the device will begin execution immediately (see is useful for testing purposes or to synchronize more than one device operating in parallel. Table 6-4 for Preliminary Timer configuration. See for more information. Figure 6-3). This 2011 Microchip Technology Inc. ...
Page 77
... FIGURE 6-3: RESET START-UP SEQUENCE V DD Internal POR Power-Up Timer MCLR Internal RESET Oscillator Modes External Crystal Oscillator Start-Up Timer Oscillator F OSC Internal Oscillator Oscillator F OSC External Clock (EC) CLKIN F OSC 2011 Microchip Technology Inc. PIC16(L)F1933 T PWRT T MCLR T OST Preliminary DS41575A-page 77 ...
Page 78
... Program Counter 0000h ---1 1000 0000h ---u uuuu 0000h ---1 0uuu 0000h ---0 uuuu ---0 0uuu 0000h ---1 1uuu ( ---1 0uuu 0000h ---u uuuu 0000h ---u uuuu 0000h ---u uuuu Preliminary Condition STATUS PCON Register Register 00-- 110x uu-- 0uuu uu-- 0uuu uu-- uuuu uu-- uuuu 00-- 11u0 uu-- uuuu uu-- u0uu 1u-- uuuu u1-- uuuu 2011 Microchip Technology Inc. ...
Page 79
... A Power-on Reset occurred (must be set in software after a Power-on Reset occurs) bit 0 BOR: Brown-out Reset Status bit Brown-out Reset occurred Brown-out Reset occurred (must be set in software after a Power-on Reset or Brown-out Reset occurs) 2011 Microchip Technology Inc. PIC16(L)F1933 6-2. U-0 R/W/HC-1/q R/W/HC-1/q — ...
Page 80
... Other (non Power-up) Resets include MCLR Reset and Watchdog Timer Reset during normal operation. Note 1: DS41575A-page 80 Bit 5 Bit 4 Bit 3 Bit 2 — — — — — — RMCLR RI — WDTPS<4:0> Preliminary Register Bit 1 Bit 0 on Page — BORRDY 75 POR BOR SWDTEN 101 2011 Microchip Technology Inc. ...
Page 81
... A block diagram of the interrupt logic is shown in Figure 7-1. FIGURE 7-1: INTERRUPT LOGIC IOCBNx RBx IOCBPx Q4Q1 Q4Q1 2011 Microchip Technology Inc. Q4Q1 edge detect data bus = write IOCBFx CK from all other IOCBFx individual pin detectors Q4Q1 Preliminary PIC16(L)F1933 to data bus IOCBFx IOCIE ...
Page 82
... The latency for synchronous interrupts instruction cycles. For asynchronous interrupts, the latency instruction cycles, depending on when the interrupt occurs. See and Figure 7-3 for more details. Preliminary 2011 Microchip Technology Inc. Figure 7-2 ...
Page 83
... PC PC Execute 2 Cycle Instruction at PC Interrupt GIE PC Execute 3 Cycle Instruction at PC Interrupt GIE PC Execute 3 Cycle Instruction at PC 2011 Microchip Technology Inc. Interrupt Sampled during Q1 PC+1 0004h Inst(PC) NOP NOP PC+1/FSR New PC/ 0004h ADDR PC+1 Inst(PC) NOP NOP FSR ADDR PC+1 ...
Page 84
... INTF is enabled to be set any time during the Q4-Q1 cycles. DS41575A-page (1) (2) Interrupt Latency Inst ( — Dummy Cycle Dummy Cycle Inst (PC) . Synchronous latency = 3 Preliminary 0004h 0005h Inst (0004h) Inst (0005h) Inst (0004h) , where T = instruction cycle time 2011 Microchip Technology Inc. ...
Page 85
... Shadow register should be modified and the value will be restored when exiting the ISR. The Shadow registers are available in Bank 31 and are readable and writable. Depending on the user’s appli- cation, other registers may also need to be saved. 2011 Microchip Technology Inc. PIC16(L)F1933 Preliminary DS41575A-page 85 ...
Page 86
... User software should ensure the appropri- ate interrupt flag bits are clear prior to enabling an interrupt. R/W-0/0 R/W-0/0 R/W-0/0 INTE IOCIE TMR0IF U = Unimplemented bit, read as ‘0’ -n/n = Value at POR and BOR/Value at all other Resets Preliminary R/W-0/0 R-0/0 INTF IOCIF bit 0 2011 Microchip Technology Inc. ...
Page 87
... Disables the Timer2 to PR2 match interrupt bit 0 TMR1IE: Timer1 Overflow Interrupt Enable bit 1 = Enables the Timer1 overflow interrupt 0 = Disables the Timer1 overflow interrupt 2011 Microchip Technology Inc. PIC16(L)F1933 Bit PEIE of the INTCON register must be Note: set to enable any peripheral interrupt. ...
Page 88
... Bit PEIE of the INTCON register must be Note: set to enable any peripheral interrupt. R/W-0/0 R/W-0/0 R/W-0/0 EEIE BCLIE LCDIE U = Unimplemented bit, read as ‘0’ -n/n = Value at POR and BOR/Value at all other Resets Preliminary U-0 R/W-0/0 — CCP2IE bit 0 2011 Microchip Technology Inc. ...
Page 89
... TMR4IE: TMR4 to PR4 Match Interrupt Enable bit 1 = Enables the TMR4 to PR4 match interrupt 0 = Disables the TMR4 to PR4 match interrupt bit 0 Unimplemented: Read as ‘0’ 2011 Microchip Technology Inc. PIC16(L)F1933 Bit PEIE of the INTCON register must be Note: set to enable any peripheral interrupt. ...
Page 90
... R-0/0 R/W-0/0 R/W-0/0 TXIF SSPIF CCP1IF U = Unimplemented bit, read as ‘0’ -n/n = Value at POR and BOR/Value at all other Resets Preliminary 2011 Microchip Technology Inc. should ensure the R/W-0/0 R/W-0/0 TMR2IF TMR1IF bit 0 ...
Page 91
... Unimplemented: Read as ‘0’ bit 0 CCP2IF: CCP2 Interrupt Flag bit 1 = Interrupt is pending 0 = Interrupt is not pending 2011 Microchip Technology Inc. PIC16(L)F1933 Interrupt flag bits are set when an interrupt Note: condition occurs, regardless of the state of its corresponding enable bit or the Global Enable bit, GIE, of the INTCON register ...
Page 92
... R/W-0/0 R/W-0/0 R/W-0/0 CCP3IF TMR6IF — Unimplemented bit, read as ‘0’ -n/n = Value at POR and BOR/Value at all other Resets Preliminary should ensure the R/W-0/0 R/W-0/0 TMR4IF — bit 0 2011 Microchip Technology Inc. ...
Page 93
... CCP5IE PIR1 TMR1GIF ADIF PIR2 OSFIF C2IF PIR3 — CCP5IF Legend: — = unimplemented location, read as ‘0’. Shaded cells are not used by interrupts. 2011 Microchip Technology Inc. Bit 5 Bit 4 Bit 3 Bit 2 TMR0IE INTE IOCIE TMR0IF PSA RCIE TXIE SSPIE ...
Page 94
... PIC16(L)F1933 NOTES: DS41575A-page 94 Preliminary 2011 Microchip Technology Inc. ...
Page 95
... Shaded cells are not used by LDO. Legend: PIC16F1933 only. Note 1: 2011 Microchip Technology Inc. On power-up, the external capacitor will load the LDO voltage regulator. To prevent erroneous operation, the device is held in Reset while a constant current source charges the external capacitor ...
Page 96
... PIC16(L)F1933 NOTES: DS41575A-page 96 Preliminary 2011 Microchip Technology Inc. ...
Page 97
... See Section 17.0 “Digital-to-Analog Con- verter (DAC) Module” and Section 14.0 “Fixed Volt- age Reference (FVR)” for more information on these modules. 2011 Microchip Technology Inc. PIC16(L)F1933 9.1 Wake-up from Sleep The device can wake-up from Sleep through one of the following events: 1 ...
Page 98
... Inst(0004h) Inst(0005h) Dummy Cycle Inst(0004h) Register on Bit 1 Bit 0 Page INTF IOCIF 86 IOCBF1 IOCBF0 134 IOCBN1 IOCBN0 134 IOCBP1 IOCBP0 134 TMR2IE TMR1IE 87 — CCP2IE 88 TMR4IE — 89 TMR2IF TMR1IF 90 — CCP2IF 91 TMR4IF — SWDTEN 101 2011 Microchip Technology Inc. ...
Page 99
... Configurable time-out period is from 256 seconds (typical) • Multiple Reset conditions • Operation during Sleep FIGURE 10-1: WATCHDOG TIMER BLOCK DIAGRAM WDTE<1:0> SWDTEN WDTE<1:0> WDTE<1:0> Sleep 2011 Microchip Technology Inc. PIC16(L)F1933 23-bit Programmable LFINTOSC Prescaler WDT WDTPS<4:0> Preliminary WDT Time-out DS41575A-page 99 ...
Page 100
... STATUS register are changed to indicate the event. See WDT Mode Section 3.0 “Memory Organization” register (Register 3-1) for more information. Active Active Disabled Active Disabled Disabled Preliminary Section 5.0 “Oscillator for more and STATUS WDT Cleared Cleared until the end of OST Unaffected 2011 Microchip Technology Inc. ...
Page 101
... SWDTEN: Software Enable/Disable for Watchdog Timer bit If WDTE<1:0> = 00: This bit is ignored. If WDTE<1:0> WDT is turned WDT is turned off If WDTE<1:0> = 1x: This bit is ignored. 2011 Microchip Technology Inc. R/W-1/1 R/W-0/0 R/W-1/1 WDTPS<4:0> Unimplemented bit, read as ‘0’ -m/n = Value at POR and BOR/Value at all other Resets 17 ...
Page 102
... Bit 2 IRCF<3:0> — — WDTPS<4:0> Bit 13/5 Bit 12/4 Bit 11/3 Bit 10/2 FCMEN IESO CLKOUTEN PWRTE WDTE<1:0> Preliminary Register Bit 1 Bit 0 on Page SCS<1:0> SWDTEN 101 Register Bit 9/1 Bit 8/0 on Page BOREN<1:0> CPD 50 FOSC<2:0> 2011 Microchip Technology Inc. ...
Page 103
... When code-protected, the CPU may continue to read and write the data EEPROM memory and Flash program memory. 2011 Microchip Technology Inc. PIC16(L)F1933 11.1 EEADRL and EEADRH Registers The EEADRH:EEADRL register pair can address maximum of 256 bytes of data EEPROM maximum of 32K words of program memory ...
Page 104
... CPU is able to read and write data to the data EEPROM recommended to code-protect the pro- gram memory when code-protecting data memory. This prevents anyone from replacing your program with a program that will access the contents of the data EEPROM. Preliminary 2011 Microchip Technology Inc. (Register 5-1) ...
Page 105
... FLASH PROGRAM MEMORY READ CYCLE EXECUTION Flash ADDR Flash Data INSTR (PC) BSF EECON1,RD INSTR( executed here executed here RD bit EEDATH EEDATL Register EERHLT 2011 Microchip Technology Inc. PIC16(L)F1933 EEADRH,EEADRL PC+3 INSTR ( EEDATH,EEDATL INSTR ( INSTR( Forced NOP executed here executed here Preliminary INSTR ( ...
Page 106
... NOPs. This prevents the user from executing a two-cycle instruction after the RD bit is set. 2: Flash program memory can be read regardless of the setting of the CP bit. Latches/ Boundary 8 words, 000 Preliminary instruction on the next 2011 Microchip Technology Inc. ...
Page 107
... NOP ; Executed NOP ; Ignored BSF INTCON,GIE ; Restore interrupts MOVF EEDATL,W ; Get LSB of word MOVWF PROG_DATA_LO ; Store in user location MOVF EEDATH,W ; Get MSB of word MOVWF PROG_DATA_HI ; Store in user location 2011 Microchip Technology Inc. PIC16(L)F1933 (Figure 11-1) (Figure 11-1) Preliminary DS41575A-page 107 ...
Page 108
... EEADRH:EEADRL register pair; the eight words of data are loaded using indirect addressing. The code Note: Example 11-5 times to fully program an erased program memory row. Preliminary 2011 Microchip Technology Inc. 11-5. The initial address is sequence provided in must be repeated multiple ...
Page 109
... EEADRL<2:0> = 000 EEADRL<2:0> = 001 Buffer Register 2011 Microchip Technology Inc. continue to run. The processor does not stall when LWLO = 1, loading the write latches. After the write cycle, the processor will resume operation with the third instruction after the EECON1 write instruction. ...
Page 110
... Write AAh ; Set WR bit to begin erase ; Any instructions here are ignored as processor ; halts to begin erase sequence ; Processor will stop here and wait for erase complete. ; after erase processor continues with 3rd instruction ; Disable writes ; Enable interrupts Preliminary 2011 Microchip Technology Inc. ...
Page 111
... EECON2 MOVLW 0AAh MOVWF EECON2 BSF EECON1,WR NOP NOP BCF EECON1,WREN BSF INTCON,GIE 2011 Microchip Technology Inc. PIC16(L)F1933 ; Disable ints so required sequences will execute properly ; Bank 3 ; Load initial address ; ; ; ; Load initial data address ; ; ; Point to program memory ; Not configuration space ; Enable writes ...
Page 112
... Table When read access is initiated on an address outside the parameters listed in register pair is cleared. Function Read Access User IDs Yes Yes Yes Figure 11-1) Figure 11-1) Preliminary 11-2. Table 11-2, the EEDATH:EEDATL Write Access Yes No No 2011 Microchip Technology Inc. ...
Page 113
... EEPROM WRITE VERIFY BANKSEL EEDATL ; MOVF EEDATL, W ;EEDATL not changed ;from previous write BSF EECON1, RD ;YES, Read the ;value written XORWF EEDATL BTFSS STATUS, Z ;Is data the same GOTO WRITE_ERR ;No, handle error : ;Yes, continue 2011 Microchip Technology Inc. PIC16(L)F1933 Preliminary DS41575A-page 113 ...
Page 114
... Value at POR and BOR/Value at all other Resets R/W-0/0 R/W-0/0 R/W-0/0 EEADR<14:8> Unimplemented bit, read as ‘0’ -n/n = Value at POR and BOR/Value at all other Resets Preliminary R/W-x/u R/W-x/u bit 0 R/W-x/u R/W-x/u bit 0 R/W-0/0 R/W-0/0 bit 0 R/W-0/0 R/W-0/0 bit 0 2011 Microchip Technology Inc. ...
Page 115
... RD: Read Control bit 1 = Initiates an program Flash or data EEPROM read. Read takes one cycle cleared in hardware. The RD bit can only be set (not cleared) in software Does not initiate a program Flash or data EEPROM data read. 2011 Microchip Technology Inc. PIC16(L)F1933 R/W/HC-0/0 R/W-x/q R/W-0/0 ...
Page 116
... WREN EEADRL<7:0> EEADRH<6:0 EEDATL<7:0> EEDATH<5:0> INTE IOCIE TMR0IF EEIE BCLIE LCDIE EEIF BCLIF LCDIF Preliminary W-0/0 W-0/0 bit 0 Register Bit 1 Bit 0 on Page WR RD 115 103* 114 114 114 114 INTF IOCIF 86 — CCP2IE 88 — CCP2IF 91 2011 Microchip Technology Inc. ...
Page 117
... Disabling the input buffer prevents analog signal levels on the pin between a logic high and low from causing excessive current in the logic input circuitry. A simplified model of a generic I/O port, without the interfaces to other peripherals, is shown in 2011 Microchip Technology Inc. PIC16(L)F1933 FIGURE 12-1: D Write LATx ...
Page 118
... The unselected pin will be unaffected. R/W-0/0 R/W-0/0 R/W-0/0 P2BSEL SRNQSEL C2OUTSEL U = Unimplemented bit, read as ‘0’ -n/n = Value at POR and BOR/Value at all other Resets CAP CAP Preliminary R/W-0/0 R/W-0/0 SSSEL CCP2SEL bit 0 CAP CAP CAP CAP 2011 Microchip Technology Inc. ...
Page 119
... Note: mode after Reset. To use any pins as digital general purpose or peripheral inputs, the corresponding ANSEL bits must be initialized to ‘0’ by user software. 2011 Microchip Technology Inc. 12.2.2 PORTA FUNCTIONS AND OUTPUT PRIORITIES Each PORTA pin is multiplexed with other functions. The ...
Page 120
... Value at POR and BOR/Value at all other Resets R/W-x/u R/W-x/u R/W-x/u LATA4 LATA3 LATA2 U = Unimplemented bit, read as ‘0’ -n/n = Value at POR and BOR/Value at all other Resets (1) Preliminary R/W-x/u R/W-x/u RA1 RA0 bit 0 R/W-1/1 R/W-1/1 TRISA1 TRISA0 bit 0 R/W-x/u R/W-x/u LATA1 LATA0 bit 0 2011 Microchip Technology Inc. ...
Page 121
... Digital I/O. Pin is assigned to port or digital special function Analog input. Pin is assigned as analog input When setting a pin to an analog input, the corresponding TRIS bit must be set to Input mode in order to Note 1: allow external control of the voltage on the pin. 2011 Microchip Technology Inc. PIC16(L)F1933 R/W-1/1 R/W-1/1 R/W-1/1 ...
Page 122
... SE1 SE0 321 SE9 SE8 321 PS<2:0> 175 RA1 RA0 120 SRPS SRPR 171 SSPM<3:0> 269 TRISA1 TRISA0 120 Register Bit 10/2 Bit 9/1 Bit 8/0 on Page BOREN<1:0> CPD 50 FOSC<2:0> BORV STVREN PLLEN 52 — WRT<1:0> 2011 Microchip Technology Inc. ...
Page 123
... Control bits IOCB<7:0> enable or disable the interrupt function for each pin. The interrupt-on-change feature is disabled on a Power-on Reset. Reference “Interrupt-On-Change” for more information. 2011 Microchip Technology Inc. 12.3.3 ANSELB REGISTER The ANSELB register configure the Input mode of an I/O pin to analog. is ...
Page 124
... RB5 COM1 P2B, 28-pin only CCP3/P3A RB5 RB6 ICSPCLK (Programming) ICDCLK (enabled by Config. Word) SEG14 (LCD) RB6 RB7 ICSPDAT (Programming) ICDDAT (enabled by Config. Word) SEG13 (LCD) RB7 Priority listed from highest to lowest. Note 1: DS41575A-page 124 (1) Preliminary 2011 Microchip Technology Inc. ...
Page 125
... Bit is cleared bit 7-0 LATB<7:0>: PORTB Output Latch Value bits Writes to PORTB are actually written to corresponding LATB register. Reads from PORTB register is Note 1: return of actual I/O pin values. 2011 Microchip Technology Inc. PIC16(L)F1933 R/W-x/u R/W-x/u R/W-x/u RB4 RB3 RB2 U = Unimplemented bit, read as ‘ ...
Page 126
... Value at POR and BOR/Value at all other Resets (1) . Digital input buffer disabled. R/W-1/1 R/W-1/1 R/W-1/1 WPUB4 WPUB3 WPUB2 U = Unimplemented bit, read as ‘0’ -n/n = Value at POR and BOR/Value at all other Resets Preliminary R/W-1/1 R/W-1/1 ANSB1 ANSB0 bit 0 R/W-1/1 R/W-1/1 WPUB1 WPUB0 bit 0 2011 Microchip Technology Inc. ...
Page 127
... RB6 T1GCON TMR1GE T1GPOL TRISB TRISB7 TRISB6 WPUB WPUB7 WPUB6 x = unknown unchanged unimplemented locations read as ‘0’. Shaded cells are not used by PORTB. Legend: 2011 Microchip Technology Inc. Bit 5 Bit 4 Bit 3 CHS<4:0> ANSB5 ANSB4 ANSB3 T1GSEL P2BSEL SRNQSEL C2OUTSEL DCxB<1:0> ...
Page 128
... SEG3 (LCD) CCP1/P1A RC2 SEG6 (LCD) SCL (MSSP) SCK (MSSP) RC3 SEG11 (LCD) SDA (MSSP) RC4 SEG10 (LCD) SDO (MSSP) RC5 ISEG9 (LCD) TX (EUSART) CK (EUSART) CCP3/P3A, 28-pin only RC6 SEG8 (LCD) DT (EUSART) CCP3/P3B, 28 pin only RC7 2011 Microchip Technology Inc. ...
Page 129
... Bit is cleared bit 7-0 LATC<7:0>: PORTC Output Latch Value bits Writes to PORTC are actually written to corresponding LATC register. Reads from PORTC register is Note 1: return of actual I/O pin values. 2011 Microchip Technology Inc. PIC16(L)F1933 R/W-x/u R/W-x/u R/W-x/u RC4 RC3 RC2 U = Unimplemented bit, read as ‘ ...
Page 130
... Bit 0 on Page SSSEL CCP2SEL 118 216 LATC1 LATC0 129 LMUX<1:0> 317 SE1 SE0 321 SE9 SE8 321 RC1 RC0 129 OERR RX9D 285 SSPM<3:0> 269 UA BF 268 — TMR1ON 185 TRMT TX9D 284 TRISC1 TRISC0 129 2011 Microchip Technology Inc. ...
Page 131
... Unimplemented: Read as ‘0’ bit 3 Unimplemented: Read as ‘1’ bit 2-0 Unimplemented: Read as ‘0’ Unimplemented, read as ‘1’. Note 1: 2011 Microchip Technology Inc. PIC16(L)F1933 12.5.1 PORTE FUNCTIONS AND OUTPUT PRIORITIES No output priorities, RE3 is an input only pin. U-0 R-x/u ...
Page 132
... WPUE3 — Preliminary U-0 U-0 U-0 — — — bit 0 Register Bit 1 Bit 0 on Page 145 GO/DONE ADON 216 LMUX<1:0> 317 SE17 SE16 321 — — 131 — — 131 — — 132 2011 Microchip Technology Inc. ...
Page 133
... R RBx IOCBPx 2011 Microchip Technology Inc. PIC16(L)F193X 13.3 Interrupt Flags The IOCBFx bits located in the IOCBF register are status flags that correspond to the interrupt-on-change pins of PORTB expected edge is detected on an appropriately enabled pin, then the status flag for that pin will be set, and an interrupt will be generated if the IOCIE bit is set ...
Page 134
... R/W/HS-0/0 IOCBF4 IOCBF3 IOCBF2 U = Unimplemented bit, read as ‘0’ -n/n = Value at POR and BOR/Value at all other Resets HS - Bit is set in hardware Preliminary R/W-0/0 R/W-0/0 IOCBP1 IOCBP0 bit 0 R/W-0/0 R/W-0/0 IOCBN1 IOCBN0 bit 0 R/W/HS-0/0 R/W/HS-0/0 IOCBF1 IOCBF0 bit 0 2011 Microchip Technology Inc. ...
Page 135
... IOCBF7 IOCBF6 IOCBN IOCBN7 IOCBN6 IOCBP IOCBP7 IOCBP6 TRISB7 TRISB6 TRISB Legend: — = unimplemented location, read as ‘0’. Shaded cells are not used by interrupt-on-change. 2011 Microchip Technology Inc. Bit 5 Bit 4 Bit 3 Bit 2 ANSB5 ANSB4 ANSB3 ANSB2 TMR0IE INTE IOCIE TMR0IF ...
Page 136
... PIC16(L)F193X NOTES: DS41575A-page 136 Preliminary 2011 Microchip Technology Inc. ...
Page 137
... FIGURE 14-1: VOLTAGE REFERENCE BLOCK DIAGRAM ADFVR<1:0> CDAFVR<1:0> FVREN FVRRDY 2011 Microchip Technology Inc. amplifier can be configured to amplify the reference voltage by 1x 4x, to produce the three possible voltage levels. The ADFVR<1:0> bits of the FVRCON register are , with 1.024V, used to enable and configure the gain amplifier settings for the reference supplied to the ADC module. Refer- ence Section 15.0 “ ...
Page 138
... Value at POR and BOR/Value at all other Resets q = Value depends on condition (1) (3) (3) (Low Range) (High Range Bit 5 Bit 4 Bit 3 Bit 2 TSEN TSRNG CDAFVR<1:0> Preliminary R/W-0/0 R/W-0/0 ADFVR<1:0> bit 0 (2) (2) (2) (2) Register Bit 1 Bit 0 on page ADFVR<1:0> 138 2011 Microchip Technology Inc. ...
Page 139
... AN13 Temperature Sensor DAC FVR Buffer1 CHS<4:0> Note 1: When ADON = 0, all multiplexer inputs are disconnected. 2011 Microchip Technology Inc. The ADC can generate an interrupt upon completion of a conversion. This interrupt can be used to wake-up the device from Sleep. (ADC) allows ADNREF = 1 ...
Page 140
... ADC clock selections. Unless using the F Note: system clock frequency will change the ADC adversely affect the ADC result. Section 15.2 Preliminary AD Figure 15-2. specifica- AD Table 15-1 gives exam- , any changes in the RC clock frequency, which may 2011 Microchip Technology Inc. ...
Page 141
... Sleep mode. FIGURE 15-2: ANALOG-TO-DIGITAL CONVERSION Conversion starts Holding capacitor is disconnected from analog input (typically 100 ns) Set GO bit 2011 Microchip Technology Inc DEVICE OPERATING FREQUENCIES AD S Device Frequency (F Device Frequency (F 20 MHz 16 MHz (2) (2) (2) 100 ns 125 ns (2) (2) (2) 200 ns 250 ns ...
Page 142
... ADCON1 register controls the output format. Figure 15-3 shows the two output formats. for more ADRESH LSB bit 0 bit 7 10-bit A/D Result MSB bit 0 bit 7 10-bit A/D Result Preliminary ADRESL bit 0 Unimplemented: Read as ‘0’ LSB bit 0 2011 Microchip Technology Inc. ...
Page 143
... A device Reset forces all registers to their Note: Reset state. Thus, the ADC module is turned off and any pending conversion is terminated. 2011 Microchip Technology Inc. PIC16(L)F1933 15.2.4 ADC OPERATION DURING SLEEP The ADC module can operate during Sleep. This requires the ADC clock source to be set to the F option ...
Page 144
... MOVF ADRESL,W MOVWF RESULTLO Preliminary A/D CONVERSION ; ;clock ;Vdd and Vss Vref ; ;Set RA0 to input ; ;Set RA0 to analog ; ;Turn ADC On ;Acquisiton delay ;No, test again ; ;Read upper 2 bits ;store in GPR space ; ;Read lower 8 bits ;Store in GPR space 2011 Microchip Technology Inc. ...
Page 145
... See Section 17.0 “Digital-to-Analog Converter (DAC) Module” for more information. Note 1: See 2: Section 14.0 “Fixed Voltage Reference (FVR)” See Section 16.0 “Temperature Indicator Module” for more information. 3: 2011 Microchip Technology Inc. PIC16(L)F1933 R/W-0/0 R/W-0/0 R/W-0/0 CHS<4:0> Unimplemented bit, read as ‘0’ ...
Page 146
... ADNREF U = Unimplemented bit, read as ‘0’ -n/n = Value at POR and BOR/Value at all other Resets SS (1) - pin REF DD (1) + pin REF + pin as the source of the positive reference, be aware that a REF Preliminary R/W-0/0 R/W-0/0 ADPREF<1:0> bit 0 (1) 2011 Microchip Technology Inc. ...
Page 147
... Bit is set ‘0’ = Bit is cleared bit 7-6 ADRES<1:0>: ADC Result Register bits Lower 2 bits of 10-bit conversion result bit 5-0 Reserved: Do not use. 2011 Microchip Technology Inc. PIC16(L)F1933 R/W-x/u R/W-x/u R/W-x/u ADRES<9:2> Unimplemented bit, read as ‘0’ -n/n = Value at POR and BOR/Value at all other Resets ...
Page 148
... U = Unimplemented bit, read as ‘0’ -n/n = Value at POR and BOR/Value at all other Resets R/W-x/u R/W-x/u R/W-x/u ADRES<7:0> Unimplemented bit, read as ‘0’ -n/n = Value at POR and BOR/Value at all other Resets Preliminary R/W-x/u R/W-x/u ADRES<9:8> bit 0 R/W-x/u R/W-x/u bit 0 2011 Microchip Technology Inc. ...
Page 149
... The charge holding capacitor (C 3: The maximum recommended impedance for analog sources is 10 k. This is required to meet the pin leakage specification. 2011 Microchip Technology Inc. source impedance is decreased, the acquisition time may be decreased. After the analog input channel is selected (or changed), an A/D acquisition must be done before the conversion can be started ...
Page 150
... V - REF DS41575A-page 150 V DD Sampling Switch 0. Rss R IC LEAKAGE (1) I 0. Full-Scale Range 0.5 LSB Zero-Scale Full-Scale Transition V REF Transition Preliminary HOLD REF Sampling Switch (k) Analog Input Voltage 1.5 LSB + 2011 Microchip Technology Inc. ...
Page 151
... FVRRDY DACCON0 DACEN DACLPS DACCON1 — — unknown unchanged, — = unimplemented read as ‘0’ value depends on condition. Shaded cells are not Legend: used for ADC module. 2011 Microchip Technology Inc. Bit 5 Bit 4 Bit 3 Bit 2 CHS<4:0> — ADNREF ANSA5 ANSA4 ANSA3 ...
Page 152
... PIC16(L)F1933 NOTES: DS41575A-page 152 Preliminary 2011 Microchip Technology Inc. ...
Page 153
... The low range is selected by clearing the TSRNG bit of the FVRCON register. The low range generates a lower voltage drop and thus, a lower bias voltage is needed to operate the circuit. The low range is provided for low voltage operation. 2011 Microchip Technology Inc. FIGURE 16-1: 16.2 Minimum Operating V Minimum Sensing Temperature ...
Page 154
... PIC16(L)F1933 NOTES: DS41575A-page 154 Preliminary 2011 Microchip Technology Inc. ...
Page 155
... DAC output value. The value of the individual resistors within the ladder can be found in the applicable Electrical Specifications chapter. 2011 Microchip Technology Inc. 17.3 DAC Voltage Reference Output The DAC can be output to the DACOUT pin by setting the DACOE bit of the DACCON0 register to ‘1’. ...
Page 156
... VOLTAGE REFERENCE OUTPUT BUFFER EXAMPLE ® PIC MCU DAC R Module Voltage Reference Output Impedance DS41575A-page 156 Digital-to-Analog Converter (DAC) V SOURCE + Steps SOURCE - + DACOUT – Preliminary DACR<4:0> 5 DAC (To Comparator, CPS and ADC Modules) DACOUT DACOE Buffered DAC Output 2011 Microchip Technology Inc. ...
Page 157
... DAC output voltage is removed from the DACOUT pin. • The DACR<4:0> range select bits are cleared. 2011 Microchip Technology Inc. This is also the method used to output the voltage level from the FVR to an output pin. See “Operation During Sleep” ...
Page 158
... Value at POR and BOR/Value at all other Resets Bit 5 Bit 4 Bit 3 Bit 2 TSEN TSRNG CDAFVR<1:0> DACOE — DACPSS<1:0> — DACR<4:0> Preliminary U-0 R/W-0/0 — DACNSS bit 0 R/W-0/0 R/W-0/0 bit 0 Register Bit 1 Bit 0 on page ADFVR<1:0> 138 — DACNSS 158 158 2011 Microchip Technology Inc. ...
Page 159
... When the analog voltage at V less than the analog voltage the output of the IN comparator is a digital low level. When the analog voltage greater than the analog voltage the output of the comparator is a digital high level. IN 2011 Microchip Technology Inc. PIC16(L)F1933 FIGURE 18- ...
Page 160
... Output of comparator can be frozen during debugging. 3: DS41575A-page 160 (1) Interrupt Interrupt C POL ( CxHYS D (from Timer1) T1CLK Preliminary CxINTP det Set CxIF CxINTN det C OUT X To Data Bus Q MC OUT X To ECCP PWM Logic C SYNC TRIS bit C OUT Timer1 or SR Latch SYNCC OUT X 2011 Microchip Technology Inc. ...
Page 161
... The internal output of the comparator is latched with each instruction cycle. Unless otherwise specified, external outputs are not latched. 2011 Microchip Technology Inc. 18.2.3 COMPARATOR OUTPUT POLARITY Inverting the output of the comparator is functionally equivalent to swapping the comparator inputs. The ...
Page 162
... Section 14.0 “Fixed Voltage Reference (FVR)” for more information on the Fixed Voltage Reference module. See Section 17.0 “Digital-to-Analog for more information on the DAC input (DAC) Module” signal. Any time the comparator is disabled (CxON = 0), all comparator inputs are disabled. Preliminary 2011 Microchip Technology Inc. Converter ...
Page 163
... ECCP Auto-Shutdown mode. 2011 Microchip Technology Inc. PIC16(L)F1933 18.10 Analog Input Connection Considerations A simplified circuit for an analog input is shown in Figure 18-3 ...
Page 164
... Input Capacitance PIN I = Leakage Current at the pin due to various junctions LEAKAGE R = Interconnect Resistance Source Impedance Analog Voltage Threshold Voltage T Note 1: See the applicable Electrical Specifications Chapter. DS41575A-page 164 V DD 0. (1) LEAKAGE 0. Vss Preliminary To Comparator 2011 Microchip Technology Inc. ...
Page 165
... CxSYNC: Comparator Output Synchronous Mode bit 1 = Comparator output to Timer1 and I/O pin is synchronous to changes on Timer1 clock source. Output updated on the falling edge of Timer1 clock source Comparator output to Timer1 and I/O pin is asynchronous. 2011 Microchip Technology Inc. PIC16(L)F1933 R/W-0/0 U-0 R/W-1/1 ...
Page 166
... Value at POR and BOR/Value at all other Resets SS U-0 U-0 U-0 — — Unimplemented bit, read as ‘0’ -n/n = Value at POR and BOR/Value at all other Resets Preliminary R/W-0/0 R/W-0/0 CxNCH<1:0> — bit 0 R-0/0 R-0/0 MC2OUT MC1OUT — bit 0 2011 Microchip Technology Inc. ...
Page 167
... TRISA7 TRISA6 TRISB TRISB7 TRISB6 ANSELA — — ANSELB — — — = unimplemented location, read as ‘0’. Shaded cells are unused by the comparator module. Legend: 2011 Microchip Technology Inc. Bit 5 Bit 4 Bit 3 Bit 2 C1OE C1POL --- C1SP C2OE C2POL — C2SP C1PCH< ...
Page 168
... PIC16(L)F1933 NOTES: DS41575A-page 168 Preliminary 2011 Microchip Technology Inc. ...
Page 169
... Enabling both the Set and Reset inputs Note: from any one source at the same time may result in indeterminate operation, as the Reset dominance cannot be assured. 2011 Microchip Technology Inc. PIC16(L)F1933 19.2 Latch Output The SRQEN and SRNQEN bits of the SRCON0 regis- ter control the Q and Q latch outputs ...
Page 170
... SRRPE SRCLK SRRCKE (3) SYNCC2OUT SRRC2E (3) SYNCC1OUT SRRC1E and simultaneously Note 1: Pulse generator causes a 1 Q-state pulse width. 2: Name denotes the connection point at the comparator output. 3: DS41575A-page 170 SRLEN SRQEN (1) Latch R Q SRLEN SRNQEN Preliminary 2011 Microchip Technology Inc. SRQ SRNQ ...
Page 171
... Pulse set input for 1 Q-clock period effect on set input. bit 0 SRPR: Pulse Reset Input of the SR Latch bit 1 = Pulse reset input for 1 Q-clock period effect on reset input. Set only, always reads back ‘ 0 ’. Note 1: 2011 Microchip Technology Inc MHz MHz OSC OSC 39.0 kHz 31 ...
Page 172
... ANSA4 ANSA3 ANSA2 SRQEN SRNQEN SRSC2E SRSC1E SRRPE SRRCKE SRRC2E SRRC1E TRISA5 TRISA4 TRISA3 TRISA2 Preliminary R/W-0/0 R/W-0/0 SRRC2E SRRC1E bit 0 Register Bit 1 Bit 0 on Page ANSA1 ANSA0 121 SRPS SRPR 171 172 TRISA1 TRISA0 120 2011 Microchip Technology Inc. ...
Page 173
... From CPSCLK 1 TMR0CS TMR0SE T0XCS 2011 Microchip Technology Inc. PIC16(L)F1933 When TMR0 is written, the increment is inhibited for two instruction cycles immediately following the write. The value written to the TMR0 register Note: can be adjusted, in order to account for the two instruction cycle delay when TMR0 is written ...
Page 174
... Electrical Specifications Chapter. 20.1.6 OPERATION DURING SLEEP Timer0 cannot operate while the processor is in Sleep mode. The contents of the TMR0 register will remain unchanged while the processor is in Sleep mode. DS41575A-page 174 Preliminary 2011 Microchip Technology Inc. ...
Page 175
... TRISA TRISA7 TRISA6 — = Unimplemented location, read as ‘0’. Shaded cells are not used by the Timer0 module. Legend: * Page provides register information. 2011 Microchip Technology Inc. R/W-1/1 R/W-1/1 R/W-1/1 TMR0SE PSA U = Unimplemented bit, read as ‘0’ -n/n = Value at POR and BOR/Value at all other Resets ...
Page 176
... PIC16(L)F1933 NOTES: DS41575A-page 176 Preliminary 2011 Microchip Technology Inc. ...
Page 177
... T1CKI Note 1: ST Buffer is high speed type when using T1CKI. 2: Timer1 register increments on rising edge. 3: Synchronize does not operate while in Sleep. 2011 Microchip Technology Inc. • Gate Toggle mode • Gate Single-pulse mode • Gate Value Status • Gate Event Interrupt Figure 21 block diagram of the Timer1 module ...
Page 178
... T1CKI is low. T1OSCEN Instruction Clock (F OSC x System Clock (F ) OSC x External Clocking on T1CKI Pin 0 External Clocking on T1CKI Pin 0 Capacitive Sensing Oscillator x Preliminary internal clock source is selected, the system clock or they can run Clock Source /4) 2011 Microchip Technology Inc. ...
Page 179
... When switching from synchronous to Note: asynchronous operation possible to skip an increment. When switching from asynchronous to synchronous operation possible to produce an additional increment. 2011 Microchip Technology Inc. PIC16(L)F1933 21.5.1 READING AND WRITING TIMER1 IN ASYNCHRONOUS COUNTER MODE Reading TMR1H or TMR1L while the timer is running from an external asynchronous clock will ensure a valid read (taken care of in hardware) ...
Page 180
... TMR1GIF flag bit in the PIR1 register will be set. If the TMR1GIE bit in the PIE1 register is set, then an interrupt will be recognized. The TMR1GIF flag bit operates even when the Timer1 gate is not enabled (TMR1GE bit is cleared). Preliminary Figure 21-5 for timing details. Figure 21-6 for 2011 Microchip Technology Inc. ...
Page 181
... TMR1 Enabled Note 1: Arrows indicate counter increments Counter mode, a falling edge must be registered by the counter prior to the first incrementing rising edge of the clock. 2011 Microchip Technology Inc. PIC16(L)F1933 Timer1 oscillator will continue to operate in Sleep regardless of the T1SYNC bit setting. ...
Page 182
... PIC16(L)F1933 FIGURE 21-3: TIMER1 GATE ENABLE MODE TMR1GE T1GPOL T1G_IN T1CKI T1GVAL TIMER1 N FIGURE 21-4: TIMER1 GATE TOGGLE MODE TMR1GE T1GPOL T1GTM T1G_IN T1CKI T1GVAL TIMER1 DS41575A-page 182 Preliminary 2011 Microchip Technology Inc ...
Page 183
... TIMER1 GATE SINGLE-PULSE MODE TMR1GE T1GPOL T1GSPM T1GGO/ Set by software DONE Counting enabled on rising edge of T1G T1G_IN T1CKI T1GVAL TIMER1 N Cleared by software TMR1GIF 2011 Microchip Technology Inc. PIC16(L)F1933 Cleared by hardware on falling edge of T1GVAL Set by hardware on falling edge of T1GVAL Preliminary Cleared by software DS41575A-page 183 ...
Page 184
... TIMER1 GATE SINGLE-PULSE AND TOGGLE COMBINED MODE TMR1GE T1GPOL T1GSPM T1GTM T1GGO/ Set by software DONE Counting enabled on rising edge of T1G T1G_IN T1CKI T1GVAL TIMER1 N Cleared by software TMR1GIF DS41575A-page 184 Set by hardware on falling edge of T1GVAL Preliminary 2011 Microchip Technology Inc. Cleared by hardware on falling edge of T1GVAL Cleared by software ...
Page 185
... This bit is ignored. bit 1 Unimplemented: Read as ‘0’ bit 0 TMR1ON: Timer1 On bit 1 = Enables Timer1 0 = Stops Timer1 Clears Timer1 gate flip-flop 2011 Microchip Technology Inc. PIC16(L)F1933 R/W-0/u R/W-0/u R/W-0/u T1OSCEN T1SYNC U = Unimplemented bit, read as ‘0’ -n/n = Value at POR and BOR/Value at all other Resets ...
Page 186
... Comparator 1 optionally synchronized output (SYNCC1OUT Comparator 2 optionally synchronized output (SYNCC2OUT) DS41575A-page 186 R/W-0/u R/W/HC-0/u R-x/x T1GSPM T1GGO/ T1GVAL DONE U = Unimplemented bit, read as ‘0’ -n/n = Value at POR and BOR/Value at all other Resets HC = Bit is cleared by hardware Preliminary R/W-0/u R/W-0/u T1GSS<1:0> bit 0 2011 Microchip Technology Inc. ...
Page 187
... TRISC7 TRISC6 T1CON TMR1CS<1:0> T1GCON TMR1GE T1GPOL — = unimplemented location, read as ‘0’. Shaded cells are not used by the Timer1 module. Legend: * Page provides register information. 2011 Microchip Technology Inc. Bit 5 Bit 4 Bit 3 Bit 2 ANSB5 ANSB4 ANSB3 ANSB2 DC1B<1:0> DC2B<1:0> ...
Page 188
... PIC16(L)F1933 NOTES: DS41575A-page 188 Preliminary 2011 Microchip Technology Inc. ...
Page 189
... Optional use as the shift clock for the MSSP module (Timer2 only) See Figure 22-1 for a block diagram of Timer2/4/6. FIGURE 22-1: TIMER2/4/6 BLOCK DIAGRAM Prescaler F /4 OSC 1:1, 1:4, 1:16, 1:64 2 TxCKPS<1:0> 2011 Microchip Technology Inc. PIC16(L)F1933 TMRx Output Reset TMRx Postscaler Comparator 1 PRx TxOUTPS<3:0> Preliminary ...
Page 190
... Timer2/4/6 Operation During Sleep The Timer2/4/6 timers cannot be operated while the processor is in Sleep mode. The contents of the TMRx the output and PRx registers will remain unchanged while the processor is in Sleep mode. the 4-bit Preliminary Section 24.0 2011 Microchip Technology Inc. ...
Page 191
... TMRxON: Timerx On bit 1 = Timerx Timerx is off bit 1-0 TxCKPS<1:0>: Timer2-type Clock Prescale Select bits 00 = Prescaler Prescaler Prescaler Prescaler is 64 2011 Microchip Technology Inc. PIC16(L)F1933 R/W-0/0 R/W-0/0 R/W-0/0 TMRxON U = Unimplemented bit, read as ‘0’ -n/n = Value at POR and BOR/Value at all other Resets Preliminary ...
Page 192
... TMR4ON T6OUTPS<3:0> TMR2ON (1) (1) Preliminary Register Bit 1 Bit 0 on Page CCP2M<3:0> 216 INTF IOCIF 86 TMR2IE TMR1IE 87 — TMR4IE — 89 TMR2IF TMR1IF 90 — TMR4IF — 92 189* 189* 189* T2CKPS<1:0> 191 T4CKPS<1:0> 191 T6CKPS<1:0> 191 189* 189* 189* 2011 Microchip Technology Inc. ...
Page 193
... PWM RESOURCES Device Name ECCP1 Enhanced PWM PIC16(L)F1933 Full-Bridge 2011 Microchip Technology Inc. PIC16(L)F1933 Note 1: In devices with more than one CCP module very important to pay close attention to the register names used. A number placed after the module acronym is used to distinguish between separate modules ...
Page 194
... OSC Example 23-1 demonstrates CHANGING BETWEEN CAPTURE PRESCALERS ;Set Bank bits to point ;to CCPxCON ;Turn CCP module off ;the new prescaler ;move value and CCP ON ;Load CCPxCON with this ;value /4 external clock source. /4, Timer1 will not OSC 2011 Microchip Technology Inc. ...
Page 195
... TRISB7 TRISB6 TRISB5 TRISC TRISC7 TRISC6 TRISC5 Legend: — = Unimplemented location, read as ‘0’. Shaded cells are not used by Capture mode. Applies to ECCP modules only. Note 1: 2011 Microchip Technology Inc. for Bit 5 Bit 4 Bit 3 Bit 2 P2BSEL SRNQSEL C2OUTSEL DCxB<1:0> CCPxM<3:0> ...
Page 196
... Event Trigger and the clock edge that generates preclude the Reset from occurring. Preliminary ) should not be used in Compare OSC /4) or from an OSC SPECIAL EVENT TRIGGER CCPx/ECCPx CCP5 Trigger”for the match condition by the Timer1 Reset, will 2011 Microchip Technology Inc. ...
Page 197
... TRISC6 TRISC5 Legend: — = Unimplemented location, read as ‘0’. Shaded cells are not used by Compare mode. Applies to ECCP modules only. Note 1: 2011 Microchip Technology Inc. 23.2.6 ALTERNATE PIN LOCATIONS This module incorporates I/O pins that can be moved to is shut other locations with the use of the alternate pin function OSC register, APFCON ...
Page 198
... PRx The 8-bit timer TMRx register is concatenated Note 1: with the 2-bit internal system clock (F 2 bits of the prescaler, to create the 10-bit time base. In PWM mode, CCPRxH is a read-only register. 2: Preliminary 2011 Microchip Technology Inc. TMRx = PRx CCPxCON<5:4> CCPx TRIS ), or OSC ...
Page 199
... Prescale Value 1/F Note 1: OSC OSC 2011 Microchip Technology Inc. When TMRx is equal to PRx, the following three events occur on the next increment cycle: • TMRx is cleared • The CCPx pin is set. (Exception: If the PWM duty cycle = 0%, the pin will not be set.) • ...
Page 200
... PRx + 1 ----------------------------------------- - bits 2 log = 32 MHz) 250 kHz 333.3 kHz 1 1 0x1F 0x17 7 6 MHz) 156.3 kHz 208.3 kHz 1 1 0x1F 0x17 7 6 MHz) 153.85 kHz 200.0 kHz 1 1 0x0C 0x09 5 5 2011 Microchip Technology Inc. ...