STM32F407ZET6 STMicroelectronics, STM32F407ZET6 Datasheet - Page 136
![Microcontrollers (MCU) ARM M4 512 FLASH 168 Mhz 192kB SRAM](/photos/39/71/397107/lqfp-144_sml.jpg)
STM32F407ZET6
Manufacturer Part Number
STM32F407ZET6
Description
Microcontrollers (MCU) ARM M4 512 FLASH 168 Mhz 192kB SRAM
Manufacturer
STMicroelectronics
Datasheet
1.STM32F407ZGT6.pdf
(167 pages)
Specifications of STM32F407ZET6
Core
ARM Cortex M4
Processor Series
STM32F4
Data Bus Width
32 bit
Maximum Clock Frequency
168 MHz
Program Memory Size
512 KB
Data Ram Size
192 KB
On-chip Adc
Yes
Number Of Programmable I/os
114
Number Of Timers
10
Operating Supply Voltage
1.7 V to 3.6 V
Package / Case
LQFP-144
Mounting Style
SMD/SMT
A/d Bit Size
12 bit
A/d Channels Available
2
Interface Type
CAN, I2C, I2S, SPI, UART
Program Memory Type
Flash
Lead Free Status / Rohs Status
Details
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
STM32F407ZET6
Manufacturer:
ST
Quantity:
4 000
Company:
Part Number:
STM32F407ZET6
Manufacturer:
ST
Quantity:
3 000
Company:
Part Number:
STM32F407ZET6
Manufacturer:
ST63
Quantity:
127
Company:
Part Number:
STM32F407ZET6
Manufacturer:
STMicroelectronics
Quantity:
10 000
Part Number:
STM32F407ZET6
Manufacturer:
ST
Quantity:
20 000
Electrical characteristics
136/167
PC Card/CompactFlash controller waveforms and timings
Figure 60
provide the corresponding timings. The results shown in this table are obtained with the
following FSMC configuration:
●
●
●
●
●
●
●
●
●
●
●
●
●
●
In all timing tables, the
Figure 60. PC Card/CompactFlash controller waveforms for common memory read
1. FSMC_NCE4_2 remains high (inactive during 8-bit access.
FSMC_NCE4_2
COM.FSMC_SetupTime = 0x04;
COM.FSMC_WaitSetupTime = 0x07;
COM.FSMC_HoldSetupTime = 0x04;
COM.FSMC_HiZSetupTime = 0x00;
ATT.FSMC_SetupTime = 0x04;
ATT.FSMC_WaitSetupTime = 0x07;
ATT.FSMC_HoldSetupTime = 0x04;
ATT.FSMC_HiZSetupTime = 0x00;
IO.FSMC_SetupTime = 0x04;
IO.FSMC_WaitSetupTime = 0x07;
IO.FSMC_HoldSetupTime = 0x04;
IO.FSMC_HiZSetupTime = 0x00;
TCLRSetupTime = 0;
TARSetupTime = 0.
FSMC_NCE4_1
FSMC_NIOWR
FSMC_NIORD
FSMC_D[15:0]
FSMC_A[10:0]
FSMC_NREG
FSMC_NWE
FSMC_NOE
through
access
t d(NCE4_1-NOE)
(1)
Figure 65
T
HCLK
represent synchronous waveforms, and
is the HCLK clock period.
Doc ID 022152 Rev 2
t d(NREG-NCEx)
t d(NIORD-NCEx)
t v(NCEx-A)
t w(NOE)
t su(D-NOE)
t h(NCEx-NREG)
t h(NCEx-NIORD)
t h(NCEx-NIOWR)
STM32F405xx, STM32F407xx
t h(NCEx-AI)
t h(NOE-D)
Table 79
and
ai14895b
Table 80