MAX3111EEWI Maxim Integrated Products, MAX3111EEWI Datasheet - Page 19
![IC TXRX RS232 SPI W/CAP 28-SOIC](/photos/6/58/65865/406-28-soic_sml.jpg)
MAX3111EEWI
Manufacturer Part Number
MAX3111EEWI
Description
IC TXRX RS232 SPI W/CAP 28-SOIC
Manufacturer
Maxim Integrated Products
Datasheet
1.MAX3110ECWIG36.pdf
(31 pages)
Specifications of MAX3111EEWI
Features
Transceiver
Number Of Channels
1, UART
Protocol
RS232, RS485
Voltage - Supply
3 V ~ 3.6 V
With Irda Encoder/decoder
Yes
With False Start Bit Detection
Yes
With Cmos
Yes
Mounting Type
Surface Mount
Package / Case
28-SOIC (0.300", 7.50mm Width)
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MAX3111EEWI
Manufacturer:
MAXIM
Quantity:
14 996
Part Number:
MAX3111EEWI
Manufacturer:
MAXIM/美信
Quantity:
20 000
Company:
Part Number:
MAX3111EEWI G36
Manufacturer:
Maxim
Quantity:
917
Company:
Part Number:
MAX3111EEWI+G36
Manufacturer:
Maxim
Quantity:
1 139
Notes:
bits 15: DOUT
R = 1, Data is available to be read or is being read from the
receive register or FIFO.
R = 0, Receive register and FIFO are empty.
bit 14: DOUT
T = 1, Transmit buffer is empty.
T = 0, Transmit buffer is full.
bits 13–11: DOUT
Zeros
bit 10: DOUT
RA/FE = Receive-Activity (UART shutdown)/Framing-Error
(Normal Operation) Bit
bit 9: DOUT
CTS = CTS input state. If CTS = 0, then CTS = 1 and vice versa.
bit 8: DOUT
Pr = Received parity bit. This is only valid if PE = 1.
bits 7–0: DOUT
D7r–D0r = Received Data Bits. D7r = 0 for L = 1.
Table 5. Read Data (D15, D14 = 0, 0)
D15 is present at DOUT on CS’s falling edge. Consecutive bits are clocked out on SCLK’s falling edge.
Protected RS-232 Transceivers with Internal Capacitors
DOUT
DIN
BIT
SPI/MICROWIRE-Compatible UART and ±15kV ESD-
15
R
0
14
0
T
______________________________________________________________________________________
13
0
0
12
0
0
11
0
0
RA/FE
10
0
CTS
9
0
Pr
8
0
bits 15, 14: DIN
0, 0 = Read Data
bits 13–0: DIN
Zeros
D7r
7
0
D6r
6
0
D5r
5
0
D4r
4
0
D3r
3
0
D2r
2
0
D1r
1
0
D0r
0
0
19