MT8950AC Mitel, MT8950AC Datasheet
MT8950AC
Available stocks
Related parts for MT8950AC
MT8950AC Summary of contents
Page 1
... RxE NRZo SPi ISO-CMOS ST-BUS MT8950AC Description The MT8950 is a coder/decoder which uses the Transition Encoded Modulation (TEM) technique for encoding/decoding low speed data to and from a 56/ 64 kbps channel (equivalent to PCM Voice). coding and decoding scheme is transparent and can accept either synchronous or asynchronous data kbps (inclusive) ...
Page 2
MT8950 ISO-CMOS Pin Description Pin # Name 1 CSTi Control ST-BUS In (TTL Input) - This ST-BUS interface pin accepts a serial input stream which loads the Control Register. device, the bits in the Violation word, and, the resetting of ...
Page 3
Pin Description (continued) Pin # Name Data Transmit 2 (Schmitt Input LOW, accepts data pulses which are X encoded only if there is no activity on the D restrictions on the use of ...
Page 4
... Codec into an eight bit word which occupies one 64 kbps channel on the ST-BUS. Conversely, it accepts an encoded 8 bit word from an incoming ST-BUS stream and regenerates the original digital signal. Mitel’s ST-BUS is a synchronous time division multiplexed serial stream with a bit rate of 2048 kbps telecommunications environment ...
Page 5
Internal Clock ...
Page 6
MT8950 ISO-CMOS intervals which are multiples of 52µs (depending upon the input data baud rate). Functional Description The functional block diagram of the data codec is shown in Figure 1. The low speed data to be encoded is accepted by ...
Page 7
MARK NRZ Equivalent D Bipolar RZ Equivalent D RxE Establishes MARK polarity. See text for complete explanation Input X MARK Pulses (Polarity D Established Input X SPACE Pulses. D Signal Regenerated at Remote End D D ...
Page 8
MT8950 ISO-CMOS The Secondary Clock input (SCLK) is normally a 600Hz clock signal. This clock is internally aligned with the 2.048 MHz input used to generate the synchronizing pulses and the violation word timing (when the chip is ...
Page 9
ST-BUS output pin (DSTo). The NRZ/RZ inputs (Pins 9 and 10) are functionally disconnected from the input circuitry. The outputs (pins 18 and 19) are in a non-active state, i.e steady LOW ...
Page 10
MT8950 ISO-CMOS The SPo pin could then be monitored by the system processor to detect a prompt from the peripheral. MT8950 +5V SPo R SPi 11 NRZo C Figure 7 - Long Space Detection Circuit External Power Reset When the ...
Page 11
Codec converts analog signals into the ST-BUS format while the Data Codec does a similar conversion for low speed data. The information in the ST-BUS format can be switched via the Digital Switch to any of the other interfaces and ...
Page 12
MT8950 ISO-CMOS RTS CTS DSR Level DTR Converters RLSD TxD RxD DTE RS-232 AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA AAAA A ...
Page 13
Absolute Maximum Ratings Parameter 1 Supply Voltage 2 DC Input Voltage 3 DC Output Voltage 4 Input Diode Current ( V < Output Diode Current ( V < Output Current, per ...
Page 14
MT8950 ISO-CMOS DC Electrical Characteristics =5.0V±10%; V =0V Voltages are with respect to ground ( Characteristics 1 Output LOW voltage 2 Output HIGH Voltage 3 Output LOW ...
Page 15
C2i INPUT F1i INTERNAL ENABLE AAAA AAAA AAAA AAAA DSTo AAAA AAAA AAAA AAAA OUTPUT AAAA AAAA AAAA AAAA DSTi/ CSTi INPUTS Figure 11 - Timing Diagram ...
Page 16
MT8950 ISO-CMOS NOTES: 6-18 ...