HCTL-2020 Agilent Technologies, Inc., HCTL-2020 Datasheet
HCTL-2020
Available stocks
Related parts for HCTL-2020
HCTL-2020 Summary of contents
Page 1
... Please contact sales representative if more clarification is needed. Description HCTL-2000 HCTL-2016 HCTL-2020 Description The HCTL-2000, 2016, 2020 are CMOS ICs that perform the quadrature decoder, counter, and bus interface function. The HCTL-20XX family is designed to improve system performance ...
Page 2
... Ambient Temperature and an 8-bit bus interface. The use of Schmitt-triggered CMOS inputs and input noise filters allows reliable operation in noisy environments. The HCTL-2000 contains a 12-bit counter. The HCTL-2016 and 2020 contain a 16-bit counter. The HCTL-2020 also contains quadrature decoder 15 1.52 0.13 (0.060 0.005) ) ...
Page 3
Table 3. DC Characteristics V Symbol Parameter [2] V Low-Level Input Voltage IL [2] V High-Level Input Voltage IH V Schmitt-Trigger Positive- T+ Going Threshold V Schmitt-Trigger Negative- T- Going Threshold V Schmitt-Trigger Hysteresis H I Input Current IN [2] ...
Page 4
... CNT CNT CNT 15 A pulse is presented on this LSTTL-compatible output when the CAS HCTL-2020 internal counter overflows or underflows. The rising edge on this waveform may be used to trigger an external counter These LSTTL-compatible tri-state outputs form an 8-bit output port ...
Page 5
Switching Characteristics Table 5. Switching Characteristics Min/Max specifications at V Symbol Description 1 t Clock period CLK 2 t Pulse width, clock high CHH 3 t [1] Delay time, rising edge of clock to valid, updated count CD information on ...
Page 6
... Figure 4. Bus Control Timing. Figure 5. Decoder, Cascade Output Timing (HCTL-2020 only). 6 ...
Page 7
... Operation A block diagram of the HCTL- 20XX family is shown in Figure 6. The operation of each major function is described in the following sections. Figure 6. Simplified Logic Diagram. Digital Noise Filter The digital noise filter section is responsible for rejecting noise on the incoming quadrature signals. The input section uses two techniques to implement improved noise rejection ...
Page 8
... Based on the past binary state of the two signals and the present state, it outputs a count signal and a direction signal to the internal position counter. In the case of the HCTL-2020, the signals also go to external pins 5 and 16 respectively. Figure 9 shows the quadrature states and the valid state transi- tions ...
Page 9
... The HCTL-2016 or 2020 can be used in 16-bit mode and sampled at least once every 32,767 quadrature counts. D. The system count is > 16 bits so the HCTL-2020 can be cascaded with other stand- ard counter ICs to give absolute position. Position Data Latch The position data latch is a 12/ ...
Page 10
... See Figures 5 and 12 for detailed timing. Cascade Output (HCTL- 2020 Only) The cascade output also consists of count and up/down outputs. When the HCTL-2020 internal counter overflows or underflows, a pulse, one-half clock cycle long, will be output on the CNT pin. CAS This output will occur during the clock cycle in which the internal counter is updated ...
Page 11
... For example, suppose the HCTL- 2020 count is at FFFFH and an external counter is at F0H, with the count going up. A count occurring in the HCTL-2020 will cause the counter to roll over and a cascade pulse will be generated. A read starting on this clock cycle will show FFFFH from the HCTL- 2020 ...
Page 12
... General Interfacing The 12-bit (HCTL-2000) or 16-bit (HCTL-2016/2020) latch and inhibit logic allows access bits of count with an 8-bit bus. When only 8-bits of count are required, a simple 8-bit (1- byte) mode is available by holding SEL high continuously. This disables the inhibit logic. OE provides control of the tri-state bus, and read timing is shown in Figures 2 and 3 ...
Page 13
Actions 1. On the rising edge of the clock, counter data is transferred to the position data latch, provided the inhibit signal is low. 2. When OE goes low, the outputs of the multiplexer are enabled onto the data lines. ...
Page 14
... Interfacing the HCTL-2020 to a Motorola 6802/8 and Cascading the Counter for 24 Bits Figure 14. A Circuit to Interface to the 6802/8. 14 ...
Page 15
... CAS the HCTL-2020 with the counter clock (CCK) input on both 74LS697s. The U/D pin on the HCTL-2020 and the U/D pin on both 74LS697s are also directly connected for easy expansion. The RCO of the first 4-bit 74LS697 is connected to the ENT pin of the second 74LS697. This ...
Page 16
... SEL to go low. When E goes high, the address decoder output for the HCTL-2020 OE signal goes low. This causes the HCTL-2020 to output the middle byte of the system counter (high byte of the HCTL-2020 counter). This middle byte, FFFFH is available at (2) through (4), the first time OE is low ...
Page 17
... Bits 0 and 1 of port 1 are used to control the OE and SEL inputs of the HCTL- 20XX respectively used to provide a clock signal to the HCTL-20XX. The frequency NOTE: PIN NUMBERS ARE DIFFERENT FOR THE HCTL-2020. Figure 17. An HCTL-20XX-to-Intel 8748 Interface. Object Source LOC Code ...
Page 18
... Agilent sales representative for the following. M027 Interfacing the HCTL-20XX to the 8051 M019 Commonly Asked Questions about the HCTL- 2020 and Answers M020 A Simple Interface for the HCTL-2020 with a 16-bit DAC without Using a Processor M023 Interfacing the MC68HCII to the HCTL-2020 ...
Page 19
... China: 10800 650 0017 Hong Kong: (+65) 271 2451 India, Australia, New Zealand: (+65) 271 2394 Japan: (+81 3) 3335-8152(Domestic/Interna- tional), or 0120-61-1280(Domestic Only) Korea: (+65) 271 2194 Malaysia, Singapore: (+65) 271 2054 Taiwan: (+65) 271 2654 Data subject to change. Copyright © 2002 Agilent Technologies, Inc. Obsoletes 5965-5894E March 6, 2002 5988-5895EN ...