AMD-8131BLC Advanced Micro Devices, AMD-8131BLC Datasheet

no-image

AMD-8131BLC

Manufacturer Part Number
AMD-8131BLC
Description
Hyper Transport PCI-X Tunnel
Manufacturer
Advanced Micro Devices
Datasheet

Specifications of AMD-8131BLC

Case
BGA
Dc
05+

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
AMD-8131BLC
Manufacturer:
AMD
Quantity:
20 000
Part Number:
AMD-8131BLC B2
Manufacturer:
AMD
Quantity:
116
Part Number:
AMD-8131BLCT
Manufacturer:
ALLIANCE
Quantity:
500
Part Number:
AMD-8131BLCT
Manufacturer:
AMD
Quantity:
20 000
Company:
Part Number:
AMD-8131BLCT
Quantity:
300
Company:
Part Number:
AMD-8131BLCT
Quantity:
12 590
Company:
Part Number:
AMD-8131BLCT
Quantity:
12 590
1

Related parts for AMD-8131BLC

AMD-8131BLC Summary of contents

Page 1

   1 ...

Page 2

 2 ...

Page 3

  3 ...

Page 4

 4 ...

Page 5

 5 ...

Page 6

 6 ...

Page 7

  7 ...

Page 8

 8 ...

Page 9

         9 ...

Page 10

        10 ...

Page 11

        11 ...

Page 12

  12 ...

Page 13

 13 ...

Page 14

   14 ...

Page 15

    15 ...

Page 16

 16 ...

Page 17

 17 ...

Page 18

 18 ...

Page 19

  19 ...

Page 20

 20 ...

Page 21

 21 ...

Page 22

   22 ...

Page 23

 23 ...

Page 24

 24 ...

Page 25

   25 ...

Page 26

 26 ...

Page 27

 27 ...

Page 28

 28 ...

Page 29

 29 ...

Page 30

  30 ...

Page 31

  31 ...

Page 32

  32 ...

Page 33

 33 ...

Page 34

 34 ...

Page 35

 35 ...

Page 36

 36 ...

Page 37

 37 ...

Page 38

 38 ...

Page 39

       39 ...

Page 40

 40 ...

Page 41

      41 ...

Page 42

 42 ...

Page 43

  43 ...

Page 44

PCI-X IO window = {7'h00, Dev[B,A]:30[24:16], Dev[B,A]:0x1C[15:12], 12'hFFF} >= address >= {7'h00, Dev[B,A]:30[8:0], PCI-X non-prefetchable memory window = {24'h00, DevA:0xD8[15:8], Dev[B,A]:0x20[31:20], 20'hF_FFFF} >= address >= {24'h00, DevA:0xD8[7:0], PCI-X prefetchable memory window = {24'h0, Dev[B,A]:2C[7:0], Dev[B,A]:0x24[31:20], 20'hF_FFFF} >= address >= ...

Page 45

 45 ...

Page 46

  46 ...

Page 47

  47 ...

Page 48

   48 ...

Page 49

NIOAIRQA DevA:0x40[NIOAMODE] & ~A_PIRQA# & RDRA0[IM] | DevB:0x40[NIOAMODE] & ~B_PIRQA# & RDRB0[IM] ); NIOAIRQB DevA:0x40[NIOAMODE] & ~A_PIRQB# & RDRA1[IM] | DevB:0x40[NIOAMODE] & ~B_PIRQB# & RDRB1[IM] );  49 ...

Page 50

 50 ...

Page 51

 51 ...

Page 52

 52 ...

Page 53

 53 ...

Page 54

 54 ...

Page 55

         55 ...

Page 56

  56 ...

Page 57

 57 ...

Page 58

 58 ...

Page 59

 59 ...

Page 60

 60 ...

Page 61

 61 ...

Page 62

 62 ...

Page 63

 63 ...

Page 64

 64 ...

Page 65

 65 ...

Page 66

 66 ...

Page 67

 67 ...

Page 68

    68 ...

Page 69

    69 ...

Page 70

 70 ...

Page 71

SHPC_WAKEUP = (SHPC[B, A]:18[IP] != 0000b) | ~SHPC[B, A]:20[CC_IM] & SHPC[B, A]:20[CC_STS]; SHPC_INTR = ~SHPC[B, A]:20[GIM] & SHPC_WAKEUP; SHPC_SERR = ~SHPC[B, A]:20[GSERRM] & ( (SHPC[B, A]:1C[SERRP] != 0000b) | ~SHPC[B, A]:20[A_SERRM] & SHPC[B, A]:20[ATOUT_STS]);  71 ...

Page 72

 72 ...

Page 73

     73 ...

Page 74

 74 ...

Page 75

 75 ...

Page 76

  76 ...

Page 77

A LDT VSS VSS LTACA LTACA LTACA LTACA COMP1 D_P0 D_N0 D_P2 D_N2 B LDT VSS LDT VSS VSS LTACA VDD18 LTACA COMP2 COMP0 D_P1 D_P3 C VSS VSS LDT VSS ...

Page 78

 78 ...

Page 79

 79 ...

Page 80

 80 ...

Page 81

 81 ...

Page 82

 ...

Page 83

 83 ...

Page 84

 84 ...

Page 85

 85 ...

Page 86

 86 ...

Page 87

 87 ...

Related keywords