IDT79R4650 Integrated Device Technology, Inc., IDT79R4650 Datasheet
IDT79R4650
Available stocks
Related parts for IDT79R4650
IDT79R4650 Summary of contents
Page 1
... Fast interrupt decode - Optional cache locking System Control Coprocessor Address Translation/ Cache Attribute Control Exception Management Functions Control Bus Data Bus 32-/64-bit Synchronized System Interface 5.8 IDT79R4650 IDT79RV4650 family ORION 44MFLOPS Single-Precision FPA FP register file Pack/Unpack FP Add/Sub/Cvt/ Div/Sqrt FP Multiply Data Cache Set A (Lockable) ...
Page 2
... This data sheet provides an overview of the features and architecture of the R4650 CPU. A more detailed description of the processor is available in the IDT79R4650 Processor Hardware User’s Manual , available from IDT. Further infor- mation on development support, applications notes, and complementary products are also available from your local IDT sales representative ...
Page 3
... IDT79R4650 1I-1R 2I Instruction virtual to physical address translation 2A-2D Data cache access and load align 1D Data virtual to physical address translation 1D-2D Virtual to physical address translation 2R Register file read 2R Bypass calculation 2R Instruction decode 2R Branch address calculation 1A Issue or slip decision 1A-2A Integer add, logical, shift ...
Page 4
... IDT79R4650 Integer Multiply/Divide The R4650 uses a dedicated integer multiply/divide unit, optimized for high-speed multiply and multiply-accumulate operation. Table 1 shows the performance, expressed in terms of pipeline clocks, achieved by the R4650 integer multiply unit. Opcode Operand Latency Size bit 3 MAD/U 32 bit 4 MUL 16 bit 3 32 bit ...
Page 5
... IDT79R4650 Table 2 gives the latencies of some of the floating-point instructions in internal processor cycles. Operation ADD SUB MUL DIV SQRT CMP FIX FLOAT ABS MOV NEG LWC1 SWC1 Table 2: Floating-Point Operation Floating-Point General Register File The floating-point register file is made up of thirty-two 32- bit registers ...
Page 6
... IDT79R4650 enters kernel mode at reset, and whenever an exception is recognized. User mode is typically used for applications programs. User mode accesses are limited to a subset of the virtual address space, and can be inhibited from accessing CP0 functions. 0xFFFFFFFF Kernel virtual address space (kseg2) Unmapped, 1.0 GB ...
Page 7
... IDT79R4650 of cached performance are achieved, while deterministic real-time response is preserved. Data Cache For fast, single cycle data access, the R4650 includes an 8KB on-chip data cache that is two-way set associative with a fixed 32-byte (eight words) line size. Table 4 lists the R4650 cache attributes. ...
Page 8
... IDT79R4650 Write buffer Writes to external memory, whether cache miss write- backs or stores to uncached or write-through addresses, use the on-chip write buffer. The write buffer holds up to four address and data pairs. The entire buffer is used for a data cache writeback and allows the processor to proceed in parallel with memory update ...
Page 9
... IDT79R4650 The R4650 supports single datum (one to eight byte) and 8-word block transfers on the SysAD bus. In the case of a single-datum transfer, the low-order 3 address bits gives the byte address of the transfer, and the SysCmd bus indicates the number of bytes being transferred. The ...
Page 10
... IDT79R4650 Boot Time Options Fundamental operational modes for the processor are initialized by the boot-time mode control interface. The boot-time mode control interface is a serial interface operating at a very low frequency (MasterClock divided by 256). The low-frequency operation allows the initialization information to be kept in a low-cost EPROM; alternatively the twenty-or-so bits could be generated by the system interface ASIC or a simple PAL ...
Page 11
... Table 6: Thermal Resistance ( CA) at Various Airflows Note that the R4650 implements advanced power management to substantially reduce the average power dissipation of the device. This operation is described in the IDT79R4640 and IDT79R4650 RISC Processor Hardware User’s Manual . DATA SHEET REVISION HISTORY Changes to version dated September 1995: ...
Page 12
... IDT79R4650 PIN DESCRIPTION The following is a list of interface, interrupt, and miscellaneous pins available on the R4650. Pins marked with one asterisk are active when low. Pin Name Type System interface: ExtRqst* Input Release* Output RdRdy* Input WrRdy* Input ValidIn* Input ValidOut* Output ...
Page 13
... IDT79R4650 Pin Name Type V k Input CCO ColdReset* Input Reset* Input ModeClock Output ModeIn Input Description When asserted, this signal indicates to the R4650 that the 3.3V (5.0V) power supply has been above 3.0V (4.5V) for more than 100 milliseconds and will remain stable. The assertion initiates the reading of the boot-time mode control serial stream ...
Page 14
... IDT79R4650 ABSOLUTE MAXIMUM RATINGS Symbol V Terminal Voltage with TERM respect to GND T Operating Temperature C (case) T Case Temperature BIAS Under Bias T Storage Temperature STG I DC Input Current Output Current OUT NOTES: 1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied ...
Page 15
... IDT79R4650 DC ELECTRICAL CHARACTERISTICS — COMMERCIAL TEMPERATURE RANGE—R4650 ( + 5 CASE R4650 80MHz Parameter Minimum Maximum V — — –0. — 10uA IN C — 10pF IN C — 10pF OUT I/O — 20uA LEAK POWER CONSUMPTION—R4650 R4650 80MHz Parameter Typical (9) System Condition: 80/40MHz — ...
Page 16
... IDT79R4650 AC ELECTRICAL CHARACTERISTICS — COMMERCIAL TEMPERATURE RANGE—R4650 (V =5. CASE Clock Parameters—R4650 Parameter Symbol Pipeline clock frequency PClk MasterClock HIGH t MCHIGH MasterClock LOW t MCLOW (5) MasterClock Frequency MasterClock Period t MCP Clock Jitter for MasterClock t JitterIn MasterClock Rise Time t MCRise MasterClock Fall Time ...
Page 17
... IDT79R4650 Parameter Symbol Mode Data Hold t DH R4650 80MHz Test Conditions Min Max — 0 — 5.8 COMMERCIAL TEMPERATURE RANGE R4650 R4650 100MHz 133MHz Min Max Min Max 0 — 0 — Master Clock Cycle Units 17 ...
Page 18
... IDT79R4650 DC ELECTRICAL CHARACTERISTICS — COMMERCIAL TEMPERATURE RANGE RV4650 ( + 3 CASE RV4650 80MHz Parameter Minimum Maximum V — 0.1V V — 2. –0. 0. — OHC V — ILC V — IHC C — — OUT I/O — LEAK POWER CONSUMPTION—RV4650 RV4650 80MHz Parameter Typical (9) System Condition: 80/40MHz I standby — ...
Page 19
... IDT79R4650 AC ELECTRICAL CHARACTERISTICS — COMMERCIAL TEMPERATURE RANGE—RV4650 (V =3. CASE Clock Parameters—RV4650 Parameter Symbol Pipeline clock frequency PClk MasterClock HIGH t MCHIGH MasterClock LOW t MCLOW (5) MasterClock Frequency MasterClock Period t MCP Clock Jitter for MasterClock t JitterIn MasterClock Rise Time t MCRise MasterClock Fall Time ...
Page 20
... IDT79R4650 PHYSICAL SPECIFICATIONS — 208-PIN MQUAD 208 COMMERCIAL TEMPERATURE RANGE MS208 Top View 5.8 157 156 105 104 20 ...
Page 21
... IDT79R4650 R4650 MQUAD PACKAGE PIN-OUT* Pin Function 1 N.C. 2 N.C. 3 N.C. 4 N.C. 5 N.C. 6 N.C. 7 N.C. 8 N.C. 9 N.C. 10 SysAD11 SysCmd8 14 SysAD42 15 SysAD10 16 SysCmd7 SysAD41 20 SysAD9 21 SysCmd6 22 SysAD40 SysAD8 26 SysCmd5 27 SysADC4 28 SysADC0 SysCmd4 32 SysAD39 33 SysAD7 34 SysCmd3 SysAD38 38 SysAD6 39 ModeClock 40 WrRdy* 41 SysAD37 42 SysAD5 N.C. 46 N.C. ...
Page 22
... IDT79R4650 ORDERING INFORMATION IDT 79 YY XXXX __________ ______ Operating Device Voltage Type Valid Combinations: IDT 79R4650 - 80, 100, 133 999 A A ____ _____ _____ Speed Package Temp range/ Process MQUAD package 5.8 COMMERCIAL TEMPERATURE RANGE Blank Commercial ( +85 C Case) MS 208-Pin MQUAD 80 80 MHz PClk ...