CY7C43643-7AC Cypress Semiconductor Corporation., CY7C43643-7AC Datasheet

Page 1

... Unidirectional Synchronous Features • High-speed, low-power, Unidirectional, First-in, First-out (FIFO) memories w/bus matching capabilities • 1Kx36 (CY7C43643) • 4Kx36 (CY7C43663) • 16Kx36 (CY7C43683) • 0.35-micron CMOS for optimum speed/power • High-speed 133-MHz operation (7.5 ns read/write cycle times) • Low power — ...

Page 2

... Active Power Supply Commercial Current (I ) CC1 Industrial Density Package Document #: 38-06021 Rev. *B TQFP Top View CY7C43643 CY7C43663 CY7C43683 CY7C43643/63/83 CY7C43643/63/83 –7 –10 133 100 100 100 CY7C43643 CY7C43663 128 TQFP 128 TQFP CY7C43643 CY7C43663 CY7C43683 102 CLKB 101 100 GND GND ...

Page 3

... ENB must be HIGH to enable a LOW-to-HIGH transition of CLKB to read or write data on Port B. indicates whether or not the FIFO memory is full. In the FWFT mode, the IR function is selected. IR indicates whether or not there is space available for writing to the FIFO memory. FF/IR is synchronized to the LOW-to-HIGH transition of CLKA. CY7C43643 CY7C43663 CY7C43683 outputs, available for 0–35 ...

Page 4

... When FS1/SEN is LOW, a rising edge on CLKA loads the bit present on FS0/SD into the X and Y registers. The number of bit writes required to program the offset registers is 20 for the CY7C43643, 24 for the CY7C43663, and 28 for the CY7C43683. The first bit write stores the Y-register MSB and the last bit write stores the X-register LSB. ...

Page 5

... Whatever flag offsets, programming method (parallel or serial), and timing mode (FWFT or IDT Standard mode) are currently selected at the time a Partial Reset is initiated, those settings will remain unchanged upon completion of the reset operation. A Partial Reset may be useful in the case where CY7C43643 CY7C43663 CY7C43683 Page [+] Feedback ...

Page 6

... Valid programming values for the registers range from 0 to 1023 for the CY7C43643; 0to 4095 for the CY7C43663 16383 for the CY7C43683. Before programming the offset register, FF/IR is set HIGH. FIFOs begin normal operation after programming is done ...

Page 7

... FIFO reset, programmed from Port A, or programmed serially (see Almost Empty flag and Almost Full flag offset programming above). An Almost Empty flag is LOW when its FIFO contains X or less words and is HIGH when its FIFO contains (X+1) or more words CY7C43643 CY7C43663 CY7C43683 or greater SKEW1 ...

Page 8

... Master Reset, by the time the Full/Input Ready flag is set HIGH. Only 36-bit long-word data is written to or read from the two FIFO memories on the CY7C436x3. Bus-matching operations are done after data is read from the FIFO. These bus-matching CY7C43643 CY7C43663 CY7C43683 . (In this case, A are 0– ...

Page 9

... Flags are governed by the relative locations of the read and write pointers and are updated during a retransmit cycle. Data written to the FIFO after activation of RT are transmitted also. The full depth of the FIFO can be repeatedly transmitted. CY7C43643 CY7C43663 CY7C43683 outputs are indeterminate. after the retransmit ...

Page 10

... 27–35 18–26 9–17 0–8 A (e) BYTE SIZE – LITTLE ENDIAN CY7C43643 CY7C43663 CY7C43683 Write to FIFO Read from FIFO 1st: Read from FIFO 2nd: Read from FIFO 1st: Read from FIFO 2nd: Read from FIFO 1st: Read from ...

Page 11

... Active, FIFO output register X Active, Mail1 register Active, Mail1 register [2] [ Synchronized to CLKB Synchronized to CLKA CY7C43683 EF/ (16384–Y1) to 16383 16384 CY7C43643 CY7C43663 CY7C43683 [3] X and Y Registers Port Function None None FIFO write Mail1 write None None None Mail2 read (set MBF2 HIGH) ...

Page 12

... Data Written to FIFO 18–26 9–17 0– Data Written to FIFO 27–35 18–26 9– Data Written to FIFO 27–35 18–26 9– CY7C43643 CY7C43663 CY7C43683 Data Read From FIFO 27–35 18–26 9–17 0– Read No. Data Read From FIFO B B 0–8 9–17 0– Data Read From Read No ...

Page 13

... Test Conditions ° MHz 3.3V CC ALL INPUT PULSES 3.0V 90% 10% GND 3 ns CY7C43643 CY7C43663 CY7C43683 Ambient [13 ° 0°C to +70 C 5.0V ± 0.5V ° ° +85 C 5.0V ± 0.5V CY7C43643/63/83 Min. Max. Unit 2.4 V 0 0 +10 A 100 mA 100 Max. Unit 4 ...

Page 14

... Document #: 38-06021 Rev ALL INPUT PULSES CC 3.0V 10% GND 3 ns CY7C43643/ 63/83 –7 Min. Max. 133 7.5 3.5 3.5 3 0– after 0 0– CY7C43643 CY7C43663 CY7C43683 90% 90% 10 CY7C43643/ CY7C43643/ 63/83 63/83 –10 –15 Min. Max. Min. Max. Unit 100 67 MHz ...

Page 15

... Valid and 1 6 0– Active 1 6 0–35 Active 0–35 at High 1 5 0–35 0–35 90 outputs are active and MBB is HIGH. outputs are active and MBA is HIGH. CY7C43643 CY7C43663 CY7C43683 CY7C43643/ CY7C43643/ 63/83 63/83 –10 –15 Min. Max. Min. Max. Unit 5 7 ...

Page 16

... RSF FF/IR t RSF EF/OR t RSF AE t RSF AF t RSF MBF1 Note: 21. MRS1/MRS2 must be HIGH during Partial Reset. Document #: 38-06021 Rev. *B [21] t RSTH t t BES BEH t t SPMS SPMH t t FSS FSH [21] t RSTH CY7C43643 CY7C43663 CY7C43683 t FWS t WFF t WFF Page [+] Feedback ...

Page 17

... Document #: 38-06021 Rev WFF t t ENH ENS Offset (Y) AE Offset (X) [24 SENS SENS SENH SENH SDH SDH SDS AE Offset (X) LSB , then FF/IR may transition HIGH one cycle later than shown. SKEW1 CY7C43643 CY7C43663 CY7C43683 [23] t SKEW1 First Word to FIFO t WFF Page [+] Feedback ...

Page 18

... Document #: 38-06021 Rev CLKL ENS ENH ENH ENS t A Previous Data [26 [26] [26 ENS ENH t t MDV A Read 1 Previous t t MDV A Read 1 Read ENS DIS ENS CY7C43643 CY7C43663 CY7C43683 [ ENS Operation A DIS [26 DIS A [26] W3 [1, 28 Operation DIS Read DIS Read 3 Page [+] Feedback ...

Page 19

... Mode) Notes: 29. Unused bytes and B contain all zeroes for byte-size reads. 9–17 18–26 27–35 Document #: 38-06021 Rev ENS ENH Previous Read 2 Read Read 2 Read 1 Read 3 CY7C43643 CY7C43663 CY7C43683 [1, 29] tDIS t No Operation A Read 3 Read DIS Read 5 Read 4 Page [+] Feedback ...

Page 20

... CLKB cycle later than shown. Document #: 38-06021 Rev CLK t t CLKH CLKL t t [31] CLKH CLKL t t REF CLK t A SKEW1 CY7C43643 CY7C43663 CY7C43683 [1, 30] t REF t t ENS ENH W1 , then the transition of OR HIGH and load of the first Page [+] Feedback ...

Page 21

... CLKA edge and rising CLKB edge is less than t Document #: 38-06021 Rev CLK t t CLKH CLKL t t [32] CLKH CLKL REF REF CLK t t ENS ENH then the transition of EF HIGH may occur one CLKB cycle later than shown. SKEW1 CY7C43643 CY7C43663 CY7C43683 [30] W1 Page [+] Feedback ...

Page 22

... CLKB edge and rising CLKA edge is less than t Document #: 38-06021 Rev. *B [33] Next Word From FIFO t t CLKH CLKL t t WFF t WFF CLK t t ENS ENH t t ENS ENH FIFO , then IR may transition HIGH one CLKA cycle later than shown. SKEW1 CY7C43643 CY7C43663 CY7C43683 Page [+] Feedback ...

Page 23

... CLKB edge and rising CLKA edge is less than t Document #: 38-06021 Rev. *B Next Word From FIFO t t CLKH CLKL t t WFF WFF t CLK t t ENS ENH t t ENS ENH then the transition of FF HIGH may occur one CLKA cycle later than shown. SKEW1 CY7C43643 CY7C43663 CY7C43683 [33] Page [+] Feedback ...

Page 24

... FIFO Write (CSA = LOW, W/RA = HIGH, MBA = LOW), FIFO Read (CSB = LOW, W/RB = HIGH, MBB = LOW). Data in the FIFO output register has been read from the FIFO. 37 Maximum FIFO Depth 1K for the CY7C43643, 4K for the 43663, and 16K for the CY7C43683. 38. If Port B size is word or byte referenced to the rising CLKB edge that writes the last word or byte of the long word, respectively ...

Page 25

... MDV PMR W1 (Remains valid in Mail1 Register after read) (A are “don’t care” inputs). In this first case B 0–17 18–35 will be indeterminate ENS DIS ENS CY7C43643 CY7C43663 CY7C43683 [43,45] t PMF t t ENH ENS t DIS will have valid 0–17 (A are “don’t care” inputs). In 0– ...

Page 26

... MDV PMR W1 (Remains valid in Mail2 Register after read) (B are “don’t care” inputs). In this first case, A 0–17 18–35 will be indeterminate). after the RT1 rising edge. RTR to update these flags. RTR CY7C43643 CY7C43663 CY7C43683 t PMF t t ENS ENH t DIS t RSTH ...

Page 27

... Package Package Name Type A128 128-lead Thin Quad Flat Package A128 128-lead Thin Quad Flat Package A128 128-lead Thin Quad Flat Package A128 128-lead Thin Quad Flat Package CY7C43643 CY7C43663 CY7C43683 Operating Range Commercial Commercial Commercial Operating Range Commercial Commercial Commercial ...

Page 28

... The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges. CY7C43643 CY7C43663 ...

Page 29

... Document Title: CY7C43643/ CY7C43663/ CY7C43683 1K/4K/16K x36 Unidirectional Synchronous FIFO with Bus Matching Document Number: 38-06021 REV. ECN NO. Issue Date ** 106563 05/17/01 *A 117172 09/05/02 *B 122273 12/26/02 Document #: 38-06021 Rev. *B Orig. of Change Description of Change SZV Change from Spec #: 38-00699 to 39-06021 OOR Added footnote to retransmit timing ...