CY62127DV18LL-55BVI Cypress Semiconductor Corporation., CY62127DV18LL-55BVI Datasheet
CY62127DV18LL-55BVI
Specifications of CY62127DV18LL-55BVI
Related parts for CY62127DV18LL-55BVI
CY62127DV18LL-55BVI Summary of contents
Page 1
Features • Very high speed • Voltage range: 1.65V to 1.95V • Ultra-low active power — Typical active current: 0 MHz — Typical active current: 2 • Ultra-low ...
Page 2
Pin Configuration TSOP II (Forward) Top View BHE ...
Page 3
... V Range(V) CC Product Min. Typ. CY62127DV18L 1.65 1.8 CY62127DV18LL Notes: 3. VIL(min.) = -2.0V for pulse durations less than 20 ns. 4. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at VCC = VCC(typ 25°C. Document #: 38-05226 Rev. ** ADVANCE INFORMATION DC Input Voltage Output Current into Outputs (LOW) ...
Page 4
DC Electrical Characteristics Parameter Description V Output HIGH Voltage OH V Output LOW Voltage OL V Input HIGH Voltage IH V Input LOW Voltage IL I Input Leakage Current IX I Output Leakage Current Operating Supply Cur- ...
Page 5
AC Test Loads and Waveforms INCLUDING JIG AND SCOPE Equivalent to: OUTPUT Parameters Data Retention Characteristics Parameter Description V V for ...
Page 6
Switching Characteristics (Over the Operating Range) Parameter Description Read Cycle t Read Cycle Time RC t Address to Data Valid AA t Data Hold from Address Change OHA t CE LOW or CE ACE LOW to ...
Page 7
Switching Waveforms Read Cycle No. 1 (Address Transition Controlled) ADDRESS ATA OUT PREVIOUS DATA VALID [14, 15] Read Cycle No. 2 (OE Controlled) ADDRESS BHE HIGH ...
Page 8
Switching Waveforms (continued) Write Cycle No. 1 (WE Controlled) ADDRESS E ATA I/O DON’ T CARE t HZOE Write Cycle No. 2 (CE1 or CE Controlled) 2 ADDRESS ...
Page 9
Switching Waveforms (continued) Write Cycle No. 3 (WE Controlled, OE LOW) ADDRESS DATA I/O DON’ T CARE t HZWE Write Cycle No. 4 (BHE/BLE Controlled, OE LOW) ADDRESS BHE/ ...
Page 10
... Ordering Information Speed (ns) Ordering Code 55 CY62127DV18L-55BVI CY62127DV18LL-55BVI CY62127DV18L-55ZI CY62127DV18LL-55ZI Document #: 38-05226 Rev. ** ADVANCE INFORMATION BLE Input / Outputs X X High High High Data Out ( I/O0 – I/O15 Data Out ( I/O0 – I/O7); High Z (I/O8 – I/O15 High Z (I/O0 – I/O7); Data Out ( I/O8 – I/O15) ...
Page 11
Package Diagrams Document #: 38-05226 Rev. ** ADVANCE INFORMATION 48-ball VFBGA ( mm) BV48A CY62127DV18 ® MoBL2 51-85150-*A Page ...
Page 12
MoBL is a registered trademark, and MoBL2 and More Battery Life are trademarks of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders. Document #: 38-05226 Rev. ** © Cypress Semiconductor ...
Page 13
Document History Page Document Title: CY62127DV18 MoBL2 Document Number: 38-05226 Issue REV. ECN NO. Date ** 118006 10/01/02 Document #: 38-05226 Rev. ** ADVANCE INFORMATION ® 1M (64K x 16) Static RAM Orig. of Change Description of Change CDY New ...